[54]	COMPUTER CONTROL OF	TELEVISION
	RECEIVER DISPLAY	34

[75] Inventor: David H. Chung, Palo Alto, Calif.

[73] Assignee: Umtech, Inc., Palo Alto, Calif.

[21] Appl. No.: 755,749

[22] Filed: Dec. 30, 1976

340/750; 358/93; 273/85 G [58] Field of Search 340/324 A, 324 AD, 152 R,

[58] Field of Search 340/324 A, 324 AD, 152 R, 340/154, 747, 750, 703, 723; 358/93; 273/DIG.

[56] References Cited

U.S. PATENT DOCUMENTS

74 Baer	340/324 AD
75 Williams	340/324 AD
75 Clark	340/324 AD
76 Hutt et al	340/324 AD
77 Hutt et al	340/152 R
	75 Williams

Primary Examiner—Marshall M. Curtis Attorney, Agent, or Firm—C. Michael Zimmerman


[57]


ABSTRACT


A method and apparatus for generating, under the con-

trol of a microprocessor, signals for operating a visual display mechanism of the scanning type. The position of the scan is tracked, and when it approaches a desired location on the display area for a particular segment to be displayed, it responds thereto by directing delivery to the scanning system of control signals which define the selected display segment. A plurality of display segments, each containing information at least partially defining one or more object images which it may be desired to be included in a specified display, are stored in a cartridge memory which can also include specific operating instructions for carrying out a particular game or other function with such display segments. Each of the display composers includes an associative memory arrangement for addressing the cartridge memory and directing feedout therefrom of specified segments at times required during the scan. A FIFO buffer is also included in each of the display composers for delivering information defining an object image at a regular rate correlated to the scanning rate, irrespective of the time in which such information is made ready for the display.

22 Claims, 2 Drawing Figures







COMPUTER CONTROL OF TELEVISION RECEIVER DISPLAY

BACKGROUND OF THE INVENTION

This invention relates to the production of control signals for operating a visual display mechanism of the scanning type, such as a standard television receiver, and, more particularly, to a method and apparatus for inexpensively producing scanning control signals which provide a high resolution display and can be easily changed from display to display. The invention accomplishes this by composing under the control of a microprocessor each frame of a display substantially simultaneously with the time the display surface is being 15 scanned to produce the same.

Until recently, standard television receivers of the type found in homes and places of congregation throughout the developed countries have been passive elements. That is, standard television receivers are used 20 traditionally only to display programming transmitted to the same from an image pick up device, such as a camera. Television receiver control units are now available, however, which turn TV receivers themselves into active instrumentalities, i.e., instrumentalities in 25 which the viewer can directly control or influence the actual display which is on the receiver screen at a given time. Such control units are typically designed for use of the television receiver as a game display, such as a display of a modified version of the game of ping-pong. 30 The viewer becomes a participant in such a game by manipulating the screen display, which display may be programmed to react to the control in a particular way. For example, in the modified game of ping-pong the viewer or participant can move a paddle on the screen 35 to intercept a ball. The ball will react to the interception by "bouncing" from the paddle with an appropriate deflection angle.

There are basically two different kinds of TV receiver control units of the game type. One is the so-called hard-wired type which includes specific logic designed to perform a particular function, such as play a particular game. Hard wired control units are quite limited in their use. That is, not only are such units limited to specific games, economics limits the same to 45 quite simple games. Moreover, the amount of hardware required to provide a highly resolved visual display with multiple movements on TV receiver is more than what can be provided economically.

The other type of control unit now available utilizes 50 a microprocessor as a primary component in order to gain the versatility inherent in such a device. Presently available ones, however, do not take full advantage of the resolution, color and movement capabilities of standard television receivers. For example, each frame of 55 TV receivers built in accordance with the NTSC scanning standards adopted in the United States and Japan will be made up of 483 individual horizontal scan lines. Each scan line includes about 320 individual display points, each one of which can be individually defined. 60 This means that on a standard 19 inch television screen, "dots" which are only about 47 mils apart, center-to-center, can be individually programmed to obtain good resolution.

The approach taken by most microprocessor-based 65 control units now available is to duplicate or, in other words, "map" in a memory information defining a frame which is to be displayed, which information is

then read out to the television receiver to control its display. It will be recognized that an inordinate and quite expensive amount of memory would be required to individually specify in the "map" different information for each one of the "dots" which individually can be generated by a TV scanning system. This is particularly true if a color display is generated. The information needed to specify each of the dots then must include color information, as well as intensity information. Because of this, it is the practice now to generate much larger, single color dots to make up a display, with the concommitant result that the resolution is likewise reduced.

The memory mapping concept now used to define the frames of a display results in another major limitation on presently available devices using microprocessors. Any appreciable object movement between frames requires that the content of the memory be altered, copied, exchanged or deleted. Thus, the step of moving an object in the display can be quite demanding on a microprocessor and is awkward to execute, particularly in the relatively short time, about 1.3 milliseconds, between fields.

SUMMARY OF THE INVENTION

The present invention provides methods and apparatuses for coupling a microprocessor to a scanning visual display apparatus which enables a highly resolved display to be obtained without inordinate memory requirements. It further enables display of complex object movements without straining the microprocessor. The invention accomplishes this by substituting for the present memory mapping concept now used in microprocessor-based controllers, the concept of composing substantially simultaneously with each scan the information which is to be conveyed during the scan. That is, it replaces the cumbersome concept of one-to-one correspondence of memory space to display space with a concept of time correspondence.

In accordance with the above, the invention broadly includes the method of composing each frame of the display substantially simultaneously with the scan which produces the same. The apparatus includes a memory which stores information sets, e.g. in the form of digital data, which define a plurality of spatial display segments for the display surface area which individually contain information at least partially defining an object image it may be desired to be displayed during a scan, and means providing information defining a background for object images to be displayed during a specified frame display. It further includes means which converts the display segment information and the background information to corresponding control signals for the scanning system. It also includes means which delivers the background defining information and the sets of spatial display segment information to the converting means at times during a scan of a specified frame display correlated with the desired spatial positioning during such scan of background and selected object images.

From the above it will be seen that each of the individual objects which may be displayed during the frame is stored and then addressed for delivery to the scanning system only as required to produce an image of the object in a desired spatial positioning. This is in contrast to prior arrangements which develop and store a map of an entire frame display. When display segments are not

being delivered to the scanning system, it is directed to produce a background desired for the display.

The aforesaid means which delivers information to the converter includes means which discharges information defining object images at a rate correlated with 5 the rate at which the scanning system scans the display surface area. Preferably such means includes a first in-first out (FIFO) buffer which will discharge information at such a regular rate irrespective of variations in the regularity with which it receives such information. 10

The invention includes other features and advantages which will be described or will become apparent from the following detailed description of a preferred embodiment.

BRIEF DESCRIPTION OF THE DRAWING

With reference to the accompanying two sheets of drawing:

FIG. 1 is an overall functional block diagram of a preferred embodiment of the apparatus of the invention 20 illustrating the same connected between a television receiver and a processor; and

FIG. 2 is a detailed functional block diagram of a display composer of the preferred embodiment of the invention depicted in FIG. 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

As mentioned previously, the invention replaces the cumbersome concept of one-to-one correspondence of 30 memory to display space with a concept of time correspondence. That is, each of the frame displays is composed at the very time the frame display is being produced on the display surface area by the scanning system. In furtherance of this, each of the images of objects 35 it may be desired to be displayed are provided in segments of display area, which segments are stored at predetermined locations within a memory. The scan producing a frame is then tracked, and on the scanning system approaching a desired location for a spatial segment having a desired object image, control signals conforming to the stored information defining the segment are delivered to the scanning system.

FIG. 1 illustrates a major block diagram of a preferred embodiment of the invention and the manner in 45 which it is connected between a scanning display and a processing device. In this preferred arrangement, the scanning display is represented by a standard TV receiver 11; a digital to analog converter 12 which converts the digital scanning information delivered to it by 50 the coupler of the invention to a composite video signal; and an RF carrier modulator 13 which superimposes a radio frequency carrier signal on the composite video signal to condition the same for direct application to the RF input (antenna input) of the TV receiver. The fre- 55 quency of the carrier can be changed to correspond to the bandwidth of an available channel in accordance with conventional practice. An input line 14 is included to represent such selection capability. The total scansystem depicted in FIG. 1 by the dotted line enclosure 15.

The processing device in this preferred embodiment is a microprocessor having desired input and output active elements connected thereto. Such microproces- 65" sor is represented in FIG. 1 by the dotted line enclosure 16 and includes a central processing unit (CPU) 17 containing the arithmetic and control registers of the

microprocessor and its logic, and a read-only memory (ROM) 18 for containing the operations program and subroutines for the CPU 17. The microprocessor could also include additional memory in, for example, the form of a RAM (a read and write memory) if desired for additional storage or manipulative flexibility. Although the invention can couple various general purpose microprocessors to a scanning system, a suitable one which is available and inexpensive is the one designated "F-8" produced both by Mostek Corporation, Carrollton, Texas, and the Fairchild Semiconductor Components Group of Fairchild Camera and Instrument Corporation, Mountain View, California.

The input/output instrumentalities of the processing 15 unit are represented in FIG. 1 by block 19 and their nature will depend on the particular use to which the system is placed. For example, in game applications the input will include manipulative controls such as "joy sticks" and/or alpha-numeric keyboards enabling one or more players to direct movement of display objects on the TV receiver in accordance with playing of a game. The input will also include initiating mechanism, such as a manually operable or coin-actuated OFF-ON switch. The output represented by block 19 includes all desired output from the system except for that to be displayed on the TV receiver 11. For example, during game play this output may include flashing lights, sounds, etc., to indicate reaching of a goal.

The CPU, ROM, and input/output blocks of the processing unit are connected together by a bus system 20 made up of an address bus 21, a data bus 22, and a control bus 23. This bus system will be referred to hereinafter as the microprocessor bus. The utilization of a bus concept makes it possible to add other microprocessor components as desired to increase the capability of the apparatus.

As one feature of the coupler of the invention, it appears to the CPU 17 as merely addressable memory, whereas when it is combined with digital to analog converter 12 and modulator 13 it appears to the TV receiver merely as an incoming video composite signal on an RF carrier. In this connection, the coupler is connected to microprocessor 16 basically only through the bus system 20 and it includes a display composer bus system 24. Bus system 24 is similar to system 20 in that it includes an address bus 26, a data bus 27 and a control bus 28. One or more display composers 29 which will be described in more detail hereinafter connect the bus system 24 to the scanning system 15. The display composers generate and provide to the scanning system 15 digital signals defining desired display picture information. Memory in the form of a ROM 31 also communicates with the bus system 24. Such memory provides sets of information in the form of digital data respectively defining a plurality of spatial display segments, each of which contains information defining object images it is expected to be desired to be displayed on the receiver 11. It further contains the programming necessary to define the specific game or other operations to ning system is differentiated from the remainder of the 60 be performed in connection with such display segments. For example, if the unit is to be used to play a modified sport game, such as a game of football or hockey, each of the players will be provided in the ROM 31 as one or more object images in spatial display segments. The programming provided by such ROM will include microprocessor instructions for playing the game.

From the hardware standpoint, the ROM 31 can be provided as a cartridge which plugs into the remainder

BUS CONTROL ALGORITHM

CPU Requests for Bus Use

of the system. Different spatial display segments defining differing object images and specific operating instructions tailored therefor can be provided. That is, merely by replacing one ROM with another, the particular game or other function for which the microproces- 5 sor is coupled to the TV receiver can be changed.

The coupler of the invention includes a timing and sync signal generator 32 which develops and delivers to the digital to analog converter 12 the timing and synchronization signals required to produce a composite 10 video signal for TV receiver 11. Such signals include all composite sync information, i.e., the directions required by the converter 12 to generate the synchronization and equalizing pulses required in a composite video signal, as well as color burst and color burst window information. The rate at which the generator 32 operates is controlled by the primary clock or timer of the coupler represented in FIG. 1 by block 33. The signals developed by generator 32 are delivered to digital-to-analog converter 12, as represented by flow line 34, to be added 20 to the picture information also delivered to such converter by one or more of the display composers 29 as indicated by its input line 36.

of displayed pictures by the display composers 29. In this connection, it delivers to such display composers the horizontal and vertical blanking signals which it also delivers to the converter 12. It also provides a bit rate clock for the output of the display composers. This 30 flow of information to the display composers is represented in the flow diagram by the line 37 extending from the generator 32 to the control bus 28 of bus system 24.

Communication between the microprocessor bus system 20 and the display composer bus system 24 is 35 controlled by a system controller enclosed within the dotted line block 38. Such system controller is basically comprised of two major components, interrupt logic represented at 39 and address and data latching registers represented by the block 41. The interrupt logic represented by block 39 provides control of communication between the bus systems 20 and 24, as well as intercommunication between components on the display composer bus system. The timing of the logic is correlated with the CPU timing. More specifically, timer 33 pro- 45 vides the CPU clock as represented by the flow line 42 extending between such timer and CPU 17. The logic timing is also controlled by the timer 34 as represented by flow line 43. As will be discussed hereinafter, line 43 also represents clock control by the interrupt logic.

Basically, only the microprocessor 16 (particularly the CPU 17 thereof) and each of the display composers 29 requests use of the address and data buses of either of the bus systems 20 and 24. In this connection, the CPU components of the microprocessor, but also with the display composers 29 and ROM 31 connected to the bus system 24. The display composers, on the other hand, initiate communication only with the ROM 31. In gensystems is given to the first requestor. If there is a conflict between a request made by the CPU and one of the display composers, the CPU has priority. Any conflicting requests made by different display composers is resolved by alternating cycles of use between the con- 65 flicting requestors.

The interrupt logic is designed to satisfy the following algorithm:

The CPU can communicate through the bus system 20 with the microprocessor components connected thereto in a conventional manner. That is, it is only when the CPU wants to communicate with any of the components connected to the composer bus 24 that the system controller 38 is activated. As will become apparent hereinafter, at all times controller 38 is so activated its first instruction is to the timer 33 to stop delivering clocking pulses on line 42 to the CPU during the transfer of information between the bus systems. This will prevent the CPU from reacting to address or data information in the process of being changed.

When interrupt logic 39 receives a request from CPU 17 for data contained in the cartridge ROM 31, such interrupt logic 39 will first instruct the timer 33 to discontinue sending clocking pulses to the CPU as discussed above. This has the effect of suspending operation of the microprocessor. When both the microprocessor bus system 26 and the composer bus system 24 are free (the immediately preceding grant cycle is Generator 32 also controls timing of the composition 25 finished), the interrupt logic 39 will gate the cartridge ROM address provided by the CPU on line 21 to address bus 26 of the composer bus system. Once such address is on bus 26, the logic will initiate a ROM reading cycle so that the data at such address will be fed by the ROM onto the data bus 27. At the end of a predetermined time interval selected to assure complete readout of data at any address of the ROM, the content of the data bus is gated into data latches in block 41 for subsequent delivery to the data bus 22 of the microprocessor bus system. The address and data buses of the bus system 24 are thereby freed for subsequent use. Simultaneously therewith, the interrupt logic directs the timer 33 to again deliver clock pulses to the CPU 17 to continue its sequence of operation.

As will become clearer from the later detailed description of one of the display composers, the CPU 17 transfers information into and out of such composers through memory registers and other memory locations. Each of the display composers has a distinctive selection address. When the CPU 17 initiates a request to read a memory location in a display composer so addressed, the request is made to the interrupt logic 39 through control bus 23 of bus system 20. The interrupt logic reacts to such a request by directing timer 33 to discontinue sending clocking pulses to the CPU, with the result that further execution of instructions by the CPU will be suspended. At the earliest time the address and data buses of the composer bus system 24 is free, the interrupt logic will gate the composer address desired initiates communication not only with each of the other 55 from the address bus 21 through an address latch of registers 41 to the address bus 26 of the composer bus system 24.

When CPU 17 initiates a request to enter information into a memory location of one of the display composers eral, use of the address or data buses of either of the bus 60 29, its request is applied to the control bus 23 and is received by the interrupt logic 39. The interrupt logic again initially reacts to a request from the CPU for use of the bus system 24 by directing timer 33 to discontinue sending clocking pulses to such CPU in order to suspend its operation. At the earliest time the bus system 24 is free, the interrupt logic will direct gating to address bus 26 through an address latch of registers 41 of the address present on bus 21 it is desired information be

entered. Such logic will also indicate which display composer is being addressed. The selected composer will react to the address by entering into the addressed memory location the information then on data bus 27. At the end of a preselected write time cycle, the composer will pulse the interrupt logic to indicate that it has received the address data. The interrupt logic will react thereto by directing timer 33 to again deliver clocking pulses to the CPU so that its operation is restarted.

Frame Composer Requests for Bus Use

As mentioned previously, initiation of reading of information from the ROM 31 by any one of the display composers 29 is also controlled by the interrupt logic 39. When one of such display composers desires data from the ROM, the interrupt logic 39 reacts to a request for such data on the control bus 28 by permitting the particular display composer to read out the desired ROM address onto the address bus 26. The interrupt logic further initiates a read-out cycle from the ROM 20 and directs the display composer to gate in such data. At the end of the preselected period, the interrupt logic is strobed to indicate that the bus system 24 is free for other use.

FRAME COMPOSERS

The frame or display composers 29 are a major component of the present invention. They compose the control signals for each frame to be displayed substantially simultaneously with the display of such frame. The composers accomplish this function by listing where on the receiver display area each spatial segment containing a desired object image is to be shown during ning system 15 information defining each spatial segment as it is required during a scan; and producing and delivering to the scanning system background control signals at all other times during a frame scan. In this connection, it should be noted that an object image 40 contained in a spatial segment stored in the ROM 31 is not necessarily an image of a full object when it is displayed on the screen of receiver 11. For example, the object image in a selected spatial segment could be an image of a leg of a football player at a particular orienta- 45 tion, e.g., kicking a football, which will be displayed with another spatial segment from the ROM providing the body of the player. A ROM spatial segment can also include two or more separately identifiable images, such segment can also be one which requires another spatial segment to be superimposed thereon before an identifiable object image is provided, e.g., one spatial segment could define green pants and helmet for a football player while another could define a red jersey for such 55 player. Thus when it is stated a spatial display segment having an object image is stored in the ROM 31, it is meant that information is stored in such ROM which can be manipulated by a frame composer to produce the compose a preselected spatial display on the TV receiver 11 having dimensions significantly less than those of the full display area of the receiver. Each of such display segments typically includes information at least partially defining an object image. In the particular 65 implementation of the concept of the invention provided by the preferred embodiment being described, each of such spatial display segments is rectangular and

often includes information defining background surrounding the object image.

It should be noted in connection with the following that each television raster scan or, in other words, frame is made up of two interlaced fields, an odd and an even field. Thus, whereever hereinafter reference is made to a "field display", one of the fields of a television frame display is being discussed.

Each of the frame composers 29 is capable in this 10 preferred embodiment of directing the display of 16 different spatial segments during each television frame display. Thus when it is expected that more than 16 segments may be displayed during one frame, such as during a modified football game between two elevenman teams (one man per segment), a sufficient number of frame composers can be applied to the composer bus 24 to accommodate all of such segments. Moreover, separate frame composers are used in this preferred embodiment to superimpose one segment on another during a raster scan. It will be recognized that the number of frame composers which can be included in an embodiment of the invention is not limited except by the processing and communication capability of the particular embodiment.

FIG. 2 is a functional block diagram of a preferred frame composer for the invention. The spatial position nomenclature used therein is based on Cartesian coordinates with "X" representing the direction of each scan line and "Y" the direction orthogonal to the scan lines. Each dot on a scan line represents a count of one in the X direction, and each scan line represents a count of one in the Y direction.

Each frame composer includes an address decoder 51 which intercepts all requests to address any of the regisa frame; reading from ROM and delivering to the scan- 35 ters or memory locations to be described. In this connection, the address decoder input is connected to the address bus 26 of the bus system 24, and the decoder is provided with a multiplicity of ENABLE outputs which are individually connected (not shown) to the various registers and memory locations of the frame composer. Each frame composer further includes a command register 52 which not only enables or disables the entire frame composer as an entity, it also enables or selects various function within the frame composer as will be described. It is loaded from the data bus 27 of bus system 24 under the control of the CPU 17.

Each composer of the invention includes means for delivering background defining information and sets of information defining the spatial display segments to the as that of a projectile hitting a tank. The ROM spatial 50 scanning system. Such means includes an associative memory arrangement for listing the spatial display segments to be shown during any specified frame display and the spatial location desired for each in such display. It should be noted that a determination of a desired spatial location for a segment is also a determination of when the segment is to be displayed during the scanning operation for the frame. Information defining a location desired for a segment on the display surface area thus can be referred to as "time-distance" information. The control signals for the scanning system necessary to 60 associative memory arrangement also lists the attributes, such as color and intensity, the object images are to have in the specified frame display.

> The associative memory includes a pair of CAMs (content addressable memories) 53 and 54, as well as a RAM memory 56 which is operatively associated with such CAMs. The CAMs list the spatial segments in accordance with their order of appearance in the X direction, i.e., the order of their X values. That is, dur-

ing any specified frame, one of the CAMs lists all of the spatial segments to be displayed in the order in which such segments will be required by the scanning system during the frame scan, irrespective of the location of such segments in the Y direction. While the segments 5 are listed in the order of their appearance in the X direction, it is the line on which each of the segments first appears during a scan or, in other words, its "Y value" which is actually contained in the CAM. As an example, with reference to CAM 53 (list A) it will be seen 10 that the X order of the spatial segments to appear in the frame display represented by CAM 53 have, in order, the Y values of 65, 50 ... 84. While each of the CAMs has a memory size enabling the listing of 16 different spatial segments, only three, the first two and the last 15 one, are illustrated in FIG. 2. As will be described more fully below, each of the CAMs 53 and 54 is to be used alternatively depending on whether or not there is a change in the X order of the segments between discrete frame displays.

RAM 56 also provides a list accommodating 16 different spatial segments. While the segment entries in the RAM list are not in any particular order, each is distinctively associated with its Y value in the CAM being used at the time. The RAM listing for each of the spatial 25 segments includes the number of scanning lines that have information defining the particular spatial segment (delta Y); the location along each of the lines first encountered by the scanning system which includes information on the spatial segment (its X value); the length in 30 bytes of the segment along each of the lines (delta X); the address in the ROM 31 at any given time giving the location of the segment information which will be required next (the ROM pointer); and the attributes, e.g. color and intensity, desired for the object image or 35 images in the segment. The list in the RAM further includes for each of the spatial segments an "X copy" bit which will be explained hereinafter.

Means are included for tracking the scan of the scanning system as it produces each frame display. That is, 40 a line counter 57 is included which keeps track of the position of the scanning system in the line or "Y" direction by counting the lines scanned during each field. Counter 57 is reset by the vertical retrace pulse of the timing signal as indicated by the V-blank input 58 to a 45 line advance skew 59. Skew 59 is included to advance by one the count being registered by counter 57. It has been found that such a one-line advance provides the composer with the lead time it requires to assure that information required for scanning is at its output when 50 needed by the scanning system. In this connection, in one actual embodiment each scanning line is scribed in about 64 microseconds. Thus, the line advance provides a 64 microsecond advance to the operation of the composer.

Line counter 57 acts as a comparand register for whichever of the CAMs 53 and 54 is in operation during scanning for a particular frame. Its value is incremented by one, at the end of each scanning line during the horizontal retrace for the next line to be scanned. Such 60 counter cooperates with a display control 61 to direct delivery to a first in-first out (FIFO) buffer 62, digital information defining the upcoming line to be scanned. That is, assuming subtracter 63 (the purpose of which will be discussed hereinafter) is not actuated at the time, 65 the value registered by line counter 57 will be simultaneously compared at the beginning of each horizontal retrace with all of the Y values listed in the particular

CAM which is to be compared therewith during a specified frame as determined by selection logic 64. As an example, if line counter 57 is registering the count "65" and it is compared with the list in CAM 53, a favorable comparison will be registered for the spatial segment denoted "I". This will result in the hit register 66 issuing a "hit" signal to the display control 61. Hit register 66 has additional activating input from the RAM 56. That is, it continues to issue hit signals to the display control 61 for any of the spacial segments which were first displayed on earlier scan lines during the frame but have a length in the Y direction which requires information defining the same to also be displayed on the particular scan line being loaded into the buffer 62. This is represented by the flow line 67 extending to such register from the delta Y portion of RAM 56. In the particular example being used, the RAM 56 will indicate to the hit register 66 that segment II is also to be displayed on scan line 65. That is, such segment first appeared on line 50 as is evidenced by the Y value for the same located in CAM 53. Its length in the Y direction, however, is twenty lines, as indicated in the delta Y portion of the RAM, with the result that information defining the segment also appears on scan line 65. It should be noted that the delta Y of each segment which has appeared on a line is decremented before the start of the next line so that the delta Y for such segments will become exhausted and not provide input to hit register 66 when information defining the segment is no longer to be part of a scan line.

Upon receiving a hit signal from register 66, display control 61 will respond thereto by initiating several operations. It will first direct RAM 56 to deliver through an offset adder 60 (the purpose of which will be brought out later) to an adder/subtracter 68 the X value of the first spatial segment to be displayed on the line in question. The adder/subtracter will utilize such information along with the horizontal retrace pulse to calculate the length of background at the beginning of the line prior to the first spatial segment to be displayed on the line. This background length or, in other words, time-distance information will be delivered to an information section 69 of the FIFO buffer in numeric form as represented by flow line 70. In the example being used, the adder/subtracter 68 will deliver the number "39" in binary form to the section 69 since there are 39 dots of background which are to be produced in the specified frame prior to the appearance of the first spatial segment, segment I. The display control 61 will also deliver to an indication section 71 of the FIFO buffer a symbolic bit (in the example, an "0") which indicates that the information delivered to section 69 by the adder/subtracter is background information. This is represented by the flow line 72 extending from the display to such buffer section.

Once the information defining the initial background, if any, is delivered to FIFO buffer 62, the information required by such buffer to display the first spatial segment appearing on the line is then loaded. More particularly, display control 61 directs RAM 56 to deliver to the attribute section 73 of the buffer 62 the digital information in such RAM defining the color and color intensity the object image or images within the first segment are to have during the frame display. RAM 56 also delivers a segment indicator (a "1" in the case of the example) to FIFO buffer section 71.

The segment indicator is also sensed by direct memory access (DMA) logic set apart by dotted line outline

11

71 a symbolic bit which indicates that the number represents background information rather than spatial segment data.

74. Such sensing is represented by information flow line 76. DMA logic 74 acts, in effect, as means responsive to the scan tracking indicating that the scanning system is approaching a desired spatial position for a selected spatial segment by directing the ROM to deliver information required to produce such segment to the information discharging portion of the composer. Logic 74 also acts to update those variables in RAM 56 which are decremented or incremented for a display.

Information defining spatial segment II can then be delivered to buffer 62 in accordance with the procedure discussed above in connection with segment I. Additional background and segments to complete the line will sequentially be delivered to the buffer. In this connection, the time-distance or length for the last background in the line is calculated by the adder/subtracter 68 from the delta X of the previous segment and the horizontal retrace pulse at the end of the line.

This sequential operation of delivering to the buffer 62 all of the information needed by it to define a line can

DMA logic 74 includes an image addresser 77 which 10 takes from the ROM pointer section of the RAM 56, the ROM address for the first information defining that portion of the segment which is to appear on the line being scanned and delivers it via the address bus to the cartridge ROM 31. The cartridge ROM reacts thereto 15 by delivering the information at such address for the line being scanned to the information section 69 of the buffer 62 as is represented by flow line 78. In this connection, the information defining a segment is stored in the ROM as symbolic digital data in one byte sections, 20 one at each address. The DMA logic therefore includes a delta X decrement 79 which reacts to the number of bytes defining the segment in the X direction by advancing the image addresser from one address to another until such time as the number of bytes of informa- 25 tion required to define the spatial segment on the line is delivered to the buffer 62. Once the information is so delivered, the address specified for the segment in the RAM 56 is updated to the address which provides the first information required for the next line of the seg- 30 ment to be produced. This is represented by flow line 81 extending to the ROM pointer portion of the RAM 56 from a RAM values update block 82 within the DMA logic 74. The delta Y for the segment is also decremented by the DMA logic at this time for the purpose 35 discussed earlier. Such decrementation is represented by the flow line 83 extending from the update block 82 to the delta Y portion of the RAM 56.

This sequential operation of delivering to the buffer 62 all of the information needed by it to define a line can be completed in a relatively short time. In this connection, the information required for most scans of a line easily can be completed during the horizontal retrace time. However, depending on the depth of the FIFO buffer, more complicated displays may require the information delivery to be completed after the actual scan of the line has started. The provision of a FIFO buffer 62 as part of the information discharge means prevents such a delay from affecting the operation of the scan system. More particularly, it is only necessary that the information be delivered to the buffer prior to the time it is actually required during the scan since a FIFO buffer will immediately deliver to its output any information which is received by it.

In the particular example being used in which the spatial display segment labelled "I" follows the first 40 background information, image color and intensity indicia "10100" will have been delivered to attribute section 73 of buffer 62, the binary bit "1" will be delivered to the indicator section, and the binary data "00001101" defining the segment will have been delivered to the 45 information section of such buffer. In this connection, it should be noted that the information set defining the segment includes information defining the background for object images within the segment. In this example, a binary "0" represents a background dot whereas a bi- 50 nary "1" defines an object image.

The information discharge means of which the buffer 62 is a part is contained within the dotted line section 84. Such discharge means assures that the information defining a line being scanned will be delivered to the scanning system at a regular rate correlated with the rate at which such scanning system scans the display surface area of the TV receiver to produce a frame display. More particularly, the buffer 62 delivers the background defining information to selection logic 86 whose output is correlated with the bit rate and which delivers the symbolic information defining the individual segments serially at such rate. Control of the rate of the discharge from buffer 62 of the segment information is represented by bit rate clock input 87 to such buffer, and control of the rate at which background information is delivered to the scanning system is represented by a similar input 88 to selection logic 86.

After the information required to display spatial segment I at the proper location is loaded into buffer 62, information defining the background, if any, between it and the next segment in sequence is loaded into the 55 buffer. To this end, display control 61 directs that the X value of the next segment be delivered to adder/subtracter 68 along with the delta X value from the segment just loaded. Adder/subtracter 68 calculates from such information the time-distance or, in other words, 60 length between the segments which are to be sequentially displayed, and delivers the result of such calculation to the information section 69 of FIFO buffer 62. In the example being used, such length is 27 dots, the difference between the end of spatial segment I and the 65 beginning of spatial segment II. Again, this information is provided to the information section in numeric form, and the display control delivers to the indication section

At the beginning of a line scan, the first information discharged from buffer 62 will be the information defining the length of background before spatial segment I is displayed. That is, the selection logic 86 will first decode the background length numeral and cause delivery to the scanning system of background information for the number of dots so designated. The background information for the display surface area is provided by a background color and intensity register 89 which is loaded via the data bus 27 under the control of the CPU. Immediately after such delivery of the first designated background information is finished, the buffer 62 will serially deliver to logic 86 both the data defining the spatial segment I and, when required, the color and intensity information for the object image or images therein. When the spatial segment data indicates background, the selection logic will direct register 89 to deliver information defining the same to the scanning system, whereas when the segment data indicates an object image, the selection logic 86 will direct to the scanning system the color and intensity information for the spatial segment contained in the attribute section 73 of the buffer.

13

The discharge arrangement will continue to serially direct to the scanning system information defining the line being scanned until such time as the line is finished. The entire process will then be repeated for the next line. In this connection, when a field for a frame display 5 is completed in accordance with the above, the line counter 57 will be reset by the vertical blank pulse and those values relating to spatial segments which have been changed during the field scan will be updated. That is, the delta Y's of the segments which have been 10 displayed will be returned to their full value and the ROM pointer address of each displayed segment will be updated to that address in the ROM which contains the first information which will be required for the segment in question during the new field.

The delta Y and ROM pointer addresses will be similarly updated between frame displays. Moreover, if there is a difference in the X order of the segments to be displayed, command register 52 will issue a selection bit to CAM selection logic 64 to change the CAM list 20 which is compared during the frame scans. In this connection, providing a pair of CAMs enables the X order set forth in one to be updated during a display while the other is being used for comparisons.

The simultaneous composition of a display at basi- 25 cally the same time the display is produced by a scanning system provides significant versatility to the kinds of information which can be displayed. Moreover, it enables manipulations and other functions related to the display to be carried out in relatively straight-forward 30 manners. The preferred embodiment of the invention being described includes arrangements for performing certain functions and manipulations relating to the display which are especially desirable. For example, with the instant invention it is a simple matter to "zoom" or, 35 in other words, enlarge or contract the spatial segments which are displyed. To this end, the apparatus includes memory means in the form of a zoom register 91 which stores information it receives from the data bus 27 defining a size multiplication desired for a spatial display 40 segment. As illustrated, the zoom register 91 communicates with the output of the selection logic 86 represented by flow line 92. Upon receiving an enabling command from command register 52, the zoom register 91 will deliver the multiplication information to logic 45 (not shown) at the output which will multiply the spatial segment data accordingly to enlarge the segment as displayed.

The apparatus of the invention also includes an arrangement for modifying the color and/or intensity 50 information emanating from the selection logic 86. More particularly, a color and intensity modifier register 93 is provided to store color and intensity information which is exclusively OR'ED, as represented by gate 94, with the display color and intensity information 55 prior to its delivery to the scanning system. Thus, the color or intensity of either the object images or the background can be changed as desired. In this connection, it may be desired to change the same between sequential frame displays or sets of frame displays in 60 order to present to the viewer a flashing color display.

The composer also includes means which will cause a display segment to be repeatedly displayed. More particularly, the "X copy" of RAM 56 is for the purpose of containing a symbolic bit of information associated with 65 each of the segments indicating whether such segment is to be repeated when it is addressed. If it is to be so repeated, the bit of information is conveyed to the

image addresser 77 of the DMA logic to direct the same to not be decremented during a line scan but rather to repeat the address contained within the ROM pointer section of such RAM until such time as the delta X for the segment is exhausted. The RAM value update 82 will then update the ROM pointer to the address for information appearing on the next scan line, which address will again be repeated during the succeeding line scan for the number of times indicated by the delta X decrement. Thus the information delivered from the cartridge ROM 31 to the spatial segment data section 69 of the buffer 62 during each line scan will be repeated so the scanning system will produce the selected segment a plurality of times adjacent one another on the display 15 surface area. This function of the apparatus is particularly useful in producing a repetitive background on the display area, such as a checkerboard background.

14

The coupler of the invention also includes means enabling the display provided by the composer to be limited to a specified portion of the full display surface area rather than fill the same. This aspect of the invention is useful, for example, in a game in which it is desired to simultaneously present two different displays on a single TV receiver, each of such displays filling a separate half of the receiver. The different displays would then be composed of separate composers, each one of which would limit its display to the half of the display surface area assigned to it. Offset arrangements for both the X and Y display directions provide this display limiting function. Insofar as the Y direction is concerned, the offset arrangement includes a Y offset register 96 for storing information indicative of the location in the Y direction on the display surface area that the first line to be scanned is to be positioned. Offset subtracter 63 responds to the offset register 96 containing information indicative of a starting location for the first line different than the normal starting line, i.e., a line count different than zero, by delaying the start of the comparisons by the hit register 66 until such time as the line counter 57 reaches the count indicated by register 96. The subtracter further disables the output of the background register 89 until the offset count is reached. as indicated by disable flow line 97. The display in the Y direction will therefore not start until such time as the Y offset register count is reached. This will prevent the picture information from the composer from being displayed in that portion of the display area above the Y offset register count. It will be recognized that if it is desired to prevent a display below a particular location, the display can be so limited by disabling the background register when a count set forth in the Y offset register is reached.

An X offset register 98 is provided as an input to the offset adder 60 to enable the display to be limited in the X direction. Whatever count is contained in the register 98 will be added by adder 60 to the X value delivered from RAM 56 to the adder/subtracter 68. This will offset the scan in the X direction by the number of dot counts indicated in the X offset register and, hence, limit the display to the righthand portion of the display area. If it is desired to limit the display to the lefthand portion of the display area, the count in X offset register 98 can be used to inhibit the output of the discharge means 84 on each line after the count is reached.

The apparatus enables an interrupt signal to be generated for application to the CPU interrupt pin at any designated scan line. To this end, it includes a Y interrupt register 101 which receives from the data bus 27

under control of the CPU 17 information designating a line at which the interrupt signal is desired to be issued during a given frame display. Upon receiving an enabling command from command register 52, a comparator gate 102 compares the value in Y-interrupt register 5 101 with the count of counter 57. Upon comparison of equality, gate 102 will issue an interrupt signal for application to the CPU interrupt pin as represented by flow line 103. The CPU can react thereto in any desired way determined by the programming, such as by shifting 10 from one set of instructions to another.

In some games and other potential applications of the apparatus of the invention, it is desirable to be able to store a location on the display area being scanned at a particular time when an external command signal is 15 received. For example, in a war game it may be desirable to be able to point or "shoot at" a location on the display surface with a light pen or the like to indicate a "hit" at such location. A simple means for storing or, in other words, freezing such a location is also included in 20 the preferred embodiment. To this end, the composer includes a dot counter 104 in addition to the line counter 57. Whereas line counter 57 keeps track of the line being scanned at any given time dot counter 104 keeps track of the dot or location in the X direction along each line 25 as it is being scanned. In this connection, dot counter 104 receives reset input as represented by flow line 106 from the horizontal retrace signal.

After receiving a freeze ENABLE signal from command register 52, both line counter 57 and dot counter 30 104 will dump respectively into Y freeze and X freeze registers 107 and 108 their values on receiving external stimuli as represented by the "freeze" flow lines 109. The content of the freeze registers 107 and 108 can be interrogated by the CPU to initiate an action based on 35 the values therein. For example, if the external stimuli is provided by a light pen acting as a gun in the manner set forth earlier, the action initiated by the CPU may be the presentation of a spatial display segment in the next frame showing as an object image an explosion at the 40 frozen location.

SYSTEM PROGRAMMING

As mentioned previously, all of the registers and other memory locations within each of the composers 45 29 is accessed by the CPU through the address decoder of the particular composer in question. Addressing of the delta Y, ROM pointer and image color and intensity sections of the RAM should be avoided during the time such values are being updated between fields or frames. 50 Also spatial segments should be written into the CAM and RAM only during the vertical blank between even and odd fields. Otherwise, the composers are freely addressable subject to the availability of bus system 24.

As discussed earlier, for each composer there are 16 55 potential objects that can be displayed, and hence the RAM 56 and each CAM 53 and 54 are 16 entries long. Any entry in a CAM list that is within the range of actual Y (line) values visible on the screen will be interpreted as a segment to be displayed on the screen. For 60 NTSC systems this range is 0-263 lines. Thus, if fewer than 16 objects are being displayed at a given time, some of the CAM entries contain values outside of the appropriate range; this in effect disables that entry.

In one specific implementation of the invention, the 65 registers in each display composer are classified into three categories; WRITE ONLY, READ ONLY and READ/WRITE. The WRITE ONLY and READ

ONLY registers perform mainly control and status functions. The READ/WRITE registers are used to describe the segments being displayed. All of these registers are accessed by the CPU 17 through its memory address space. When accessing composer registers in such implementation, the following rules should be observed:

(1) Avoid accessing composer registers during the direct memory access logic window which occurs during the first two H-blank pulses (lines 0 and 1) following the leading edge of V-blank.

(2) Adding a new segment of the screen (or at least placing it on the active CAM and RAM list) should only be done during the V-blank between even-to-odd field transition (excluding DMA window time). This also applies to control bits of the command register.

(3) The optimal time to move a segment on the display area by switching from one CAM list to the other and changing the X value of the segment if necessary is during lines 3 to 21 of either field.

Display Computer Address As	signn	ienus	- 9I	ecifi	C IM	pien	ienta	uon			
Write Only Registers:	ADDRESS										
Command Register	1	1	1	1	0	1	1	1			
Zoom Register	1	1	. 1	i	0	1	1	0			
Background Register	1	1	1	1	0	1	0	1			
Y-Offset Register	1	1	1	1	0	1	0	0			
X-Offset Register	1	1	1	1	0	0	1	1			
Final Modifier Register	1	1	1	1	0	0	1	0			
Y-Interrupt Register	1	1	1.	1	0	0	0	0			
Read Only Registers:											
X-Freeze Register	1	1	1.	1	- 1	0	0	0			
Y-Freeze Low Order Register	1	1	1	ī	1	Õ	ō	1			
Y-Freeze High Order Reg.	1	i	ī	1	1	ō	ī	ō			
Current Y Low Order Reg.	1	1	1	1	1	ō	1	1			
Read/Write Registers			_	_	-	•		•			
Associative Memory:	•										
ROM Pointer Low Order	0	0	0	0	X	х	x	Х			
ROM Pointer High Order				-							
and Color	0	0	0	1	X	х	x	Х			
ΔX, Intensity & X-Copy	Ō	Ō	ì	Ŏ	X	x	X	X			
ΔY Register	0	0	1	1	X	X	X	X			
X Value Register	0	1	0	0	X	X	X	X			
Y Value Low Order List A	0	1	0	1	х	Х	X	X			
Y Value Low Order List B	0	1	1	Ó	Х	Х	Х	X			
Y Value High Order and X											
Order List A	0	1	1	-, 1	X	X	X	X			
Y Value High Order and X											
Order List B	1	0	0	0	X	X	X	Х			
Write Only Registers:											
Command Register - Address =	F7										
BIT 7 6 5 4		3		2	1		0				
YINT IN	r. T	<u> </u>	Т		<u>_</u>	Т		٦			
N.O. A/\overline{B} Y-ZM SEI	. 1	NT.	E	NB	FR	z		1			

FRZ: Freeze bit defines CPV Interrupt Pin as an input (FRZ=1) such that when it is stimulated externally, the contents of the Dot Counter and Line Counter are instantaneously copied into the freeze registers which can be interrogated by the CPU.

ENB: Enable bit, 0=all DMA, Video and X logic activities of composer are disabled. 1=composer is enabled.

INT: Interrupt bit, this bit only has affect when the FRZ bit equals 0. In this case, the Interrupt pin is defined as an output.

INT=0=interrupt disabled

INT=1=interrupt enabled, and interrupt source is defined by INT. SEL. bit.

INT. SEL.: When FRZ=0 and INT=1, this bit selects the interrupt source

10

INT SEL=0= \(\) of V-blank is interrupt source INT SEL=1=Y counter compare with Y interrupt register is the interrupt source.

Y-ZM: Y-Zoom bit

Y-ZM=0=no room in Y direction

Y-ZM=1=zoom in Y direction as indicated by Y-multiplier.


X-ZM is arranged to be on at all times.

A/B: Specifies which list, A or B is to be used by X and CAM logic.

 $A/\bar{B}=0=B$ list active

 $A/\overline{B} = 1 = A$ list active

YINT H.O.: This is the high order bit of the Y-Interrupt Register.



This register specifies the color and intensity of the screen background. INT 1 and INT 0 are the intensity bits to be interpreted as follows:

76			47.5	
INT 1		:	INT	0 15
0		. 0	1.7	Lowest Intensity
0.		1		· •
1		0	Æ.	
1	76	1	Pag.	Highest Intensity

RED, BLUE and GREEN are the color bits, presenting eight possible colors:


										 5 0
RED	G	REE	Ŋ		BLU	E .				_ ~ _
0		0			0					_
0	1.6	0			1			Blu	e´	
0		11			0			Gre	en	
0	19.0	1	10.00	1.74	1		6.00	Green-	Blue	
1		0			0			Re	d	55
1		0 -	13	4	1			Red-F	Blue	
1		1			0			Red-G	reen	F
1		1			1			Whi	te	
Offset Regi	ster - Ac	idress	= F	74						
BIT	7	6	5	4	3	2	1	0		60
	MSB							LSB	1	•
	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0		
	0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 MSB	0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 Blac 0 0 1 Blu 0 1 0 Gre 0 1 1 Green- 1 0 0 Red-G 1 1 1 Whi Diffset Register - Address = F4 BIT 7 6 5 4 3 2 1 0 MSB LSB	0 0 0 0 Black 0 0 1 Blue 0 1 0 Green 0 1 1 Green-Blue 1 0 0 Red 1 0 1 Red-Blue 1 1 0 Red-Green 1 1 1 White Diffset Register - Address = F4 BIT 7 6 5 4 3 2 1 0 MSB LSB

MSB=Most significant bit


LSB=Least significant bit

This register specifies a fixed offset for the Y co-ordinates of all segments to be displayed. In affect it defines where line Y=0 is located on the display area. If


this register = 0 then line 0 is the first line immediately following the rising edge of V-blank.




Specifies the amount of offset from the left side of the screen If X-Offset=0 then X bit position occurs at the first bit clock after the trailing edge of H-blank.




The final video output pins are always exclusive OR'ed with the contents of this register.



This registers contents (plus the Y INT H.O. bit in the Command Register) are compared with the current line counter contents and if the INT. bit=1 and INT SEL bit=1 then a true comparison will result in a lower voltage state being placed on the CPU interrupt pin.



This register receives a copy of the current dot counter (the current X co-ordinate of the scanning beam) when the FRZ bit=1 and a negative transition is detected on the CPU interrupt pin.




Receives a copy of the current Y-counter (current line number) when the FRZ bit=1 and a negative transition is detected on the CPU interrupt pin.

Y-Fr	eeze Hi	gh Orde	r and C	dd/Eve	n Regis	<u>ter -</u> Ad	dress =	FA
BIT	7	6	5	4	3	2	1	0
	O/E	х	X	х	х	х	Y-C 8	Y-F 8

V-F8: This bit is the Y-Freeze high order (MSB) bit which should be concatenated with the Y-Freeze Low Order Register contents to form the complete 9-bit Y-Freeze address. As with the Y-Freeze Low Order Register, this bit is loaded with the value of the current Y-counter when the FRZ bit = 1 and a negative transition is detected on the Interrupt Pin.

65 Y-C8: This is the MSB of the current Y-counter, i.e., the current line number, and should be concatenated with the current Y-Freeze Low Order Register to determine the line number. O/E: Indicates whether the screen is currently displaying the odd field or even field.


 $O/\overline{E}=0$ =Even Field $O/\overline{E}=1$ =Odd Field




Low order bits of the current Y (line) counter. This counter is reset on the leading edge of V-blank, and incremented by each succeeding H-blank pulse.

READ/WRITE REGISTERS

Each segment to be displayed on the screen has a set of Registers in the composer which are used to describe the coordinates of that segment on the screen and the attributes of the object image or images in such segment. A total of 16 objects can be displayed using one composer. The set of registers for each segment are as follows (the XXXX is used to designate one of the 16 objects):




RP0-RP7—the low-order eight bits of the first ROM Address containing the segment information.



RP8-RP12—the high-order five bits of the first ROM Address containing segment information. These bits are concatenated with the ROM Pointer Low Order bits.

BLU, GRN, RED—bits defining the color of the object image. A "0" means that color is off, a "1" means that color is on.




ΔX0-ΔX4—These five bits specify how many bytes 50 wide the segment is.


INT 1 and INT 0—Specify the intensity of the object in the segment. Four levels of intensity, with 00 being the lowest level and 11 being the brightest.

X-COPY—When this bit equals zero, the ROM pointer 55 is incremented after each byte fetch until ΔX is decre-

mented to zero. When this bit equals one, the ROM pointer is not decremented after each byte fetch (only after the last fetch).



This register indicates the height of the segment or, in other words, how many scan lines include information defining it. For example, if ΔX=5 and ΔY=20 for a particular object, then the object is described by a five byte (40 dot) by 20 line (in each field) array in ROM 31.



X-ORDA0-X-ORDA3—X-order entry for List A. Y-VAMSB—The most significant bit of the Y-coordinate of the object for List A.

Y Value High Order and X-Order List B - Address = 1000 XXXX

BIT 7 6 5 4 3 2 1 0

Y-VB X X X ORD X ORD X ORD X ORD X ORD MSB B0 B0 B0

X-ORDB0 through X-ORDB3—X-order entry for List R

Y-UBMSB—The most significant bit of the Y-coordinate of the object - List B.

The coupler of the invention has been programmed, utilizing the specific register implementation described above, to display a "pinball" video game which is externally controlled by a user. The following pages is program listing of the assembled language for such game. The microprocessor utilized is the previously mentioned F-8 microprocessor available from Mostek Corporation and the Fairchild Semiconductor Components Group of Fairchild Camera and Instrument Corporation. It was programmed in accordance with the F-8 User's Guide and Guide to Programming available in 1976 from Fairchild; and the 1975 F-8 Preliminary Data Book available from Mostek. The memory allocations (in

hexadecimal) for the following are:
50 ROM "Pinball" Program: F800-FFAF
Display Composer: 0800-OBFF
ROM Segment Information: 1000-17FF

Also, the designation UM1 is used to refer to the display composer; and the designation UM 2 is used to refer collectively to the system controller, the timer and the timing and sync signal generator.

TAPE 134A 15 DECEMBER 1976

0945 HOURS

C									
<u> </u>	7				+++++			***	
0.001	l				+	IMI	JACIZATION	PACKAGE COMMON TO *	ŕ
0008					*			THE UMIZUME •	۲
0003				,	* *	SYST		M PACKAGE REQUIRES.	۲
0006					. •			IS F800 THROUGH →	۲
indi					+			IF 40 BYTES (HEX). ◀	۲
(0)0)6					****			·	۲
40007					*		RAM FUNCTIO		۲
0.006					÷	$\langle 1 \rangle$		MEMORY LOCATIONS •	^
0009					*			WITH FF.	۰
10110					* .	(2)		FERS XX BYTES OF •	
000E					*			X BEING STORED *	
0.000					+			STER 1) STARTING +	
0000					*			TION GIVEN BY	
0005					*			R 0 TO LOCATION *	•
000F					•	2000		Y REGISTER H	•
0010 0011					•	(3)		ALIZES ALL UM - +	
-0011 -0012				•	•			RS WITH DATA	
0013					. T				
-0.013					•	(4)			
0015					Ť .	197	CINE CINEM NUMBER		
0015					*			HEX D. WILL MOT + NIZE TO CORRECT +	
0017							FIELD:	MIZE (U CURREC) *	
0018					*****	****	****		
0019					*		RAM ENTRY P		
001A							H′F800′	ه ٠ - ١٠١١	
0018							H/F817/	I	
8010					*		H1F80D1	·	
0015					*		H1F8371	*	
001E					****		***		
001E					•	DF/5	H'F800'		
0.0320	F800	ĉĥ	08	0.0	CLER	DOI	H18001		
0.031	E803	36	90			LI	· H1901		
0.082	F805	51				LR	196	SET COUNTER	
0023	F806	$\gtrsim 0$	FF			LI	H'FF'		
0.024	F808	17			CLR1	ST		STORE FF	
0.075	F809	31				$\mathbb{D}\mathbb{S}$	1	DECREMENT COUNTER	
6026	F80A	94	FD			BNZ	CLR1	DONE?	
6027	F860	10				POP		YESRETURN '	
.0038					*****	****	***	****	
	FSQD	ŭΕ			TIMI	LR	$^{\circ}$ DC, $^{\circ}$	GET OPIGIN ADDRESS	
	FBOE	16				트메		GET COMMENTS SAME	
	FROF	ñΕ				CR.	$Q_{\bullet,}DC$	SAVE MEW ORIGIN	
	F810	1.0				LR	DC,H	GET DEST. ADDRESS	
	F311	17				ST		TRANSFER BYTE	
,	F812	11				LR	H, DC	SAVE NEW DEST.	
	F813					$D\mathbb{Z}$	1	DECREMENT COUNTER	
	F814		F8			BMZ	INIT	TRANSFER DONE?	
	F816	1 Ç				POP		YESRETURN	
0032								****	
	F817				INTS	LR	K.P	SAVE RETURN ADDR.	
	F818			86		ΡI	CLER	CLEAR REGISTERS	
	F818		60			LI	H1601	SET TRANSFER COUNT	
	F81D					LR	1 + A	AND STORE IN 1	
	FB1E		ûΘ	ÜÜ		DOI	H18001		
	F881	11			•	LR	H.DC	SET DEST. ADDRESS	
	FSSS			üη		FI	IHIT		
	F1835		10			LI	H1101		
	FSS7					ADC			
0.030	F (5) 6 (5)	11				LR.	H•DC	Y L.O.A LOAD	
0.00		51			•	LR	1+A	TRANSFER COUNT	
	·F889					· PI	INIT		
00BE	∙F829 F82A				•	T			
003E 003F	-F829 F82A F82D	€Ĥ				DCI	H18F01		
003E 003F 0040	.F829 F82A F82D F830	2A 11			•	LR	H.DC		
003E 003F 0040 0041	·F829 F82A F82D F830 F831	2A 11 77				LR LIS	H+DC H171		
003E 003F 0040 0041	·F829 F82A F82D F830 F831 F832	2A 11 77 51	08	FO.	•	LR LIS LR	H:DC H:71 1:A	SET SELECTED DECE	
003E 003F 0040 0041 0042	·F829 F82A F82D F830 F831 F832 F833	2A 11 77 51 28	08	FO.	•	LR LIS LR PI	H+DC H171	SET SELECTED PEGS.	
003E 003F 0040 0041 0042	·F829 F82A F82D F830 F831 F832	2A 11 77 51 28	08	FO.	•	LR LIS LR	H:DC H:71 1:A	SET SELECTED PEGS. AND RETURN	

					23				24
0045			٠				**	***	****
	6 6837 ' 683A			"FB	SYMC	DOI	•	H'8FB'	GET LINE NUMBER
	гооп 8838 (ı		LM CI		HIDI	ser time number
	F83D					BMZ		SYNC	ARE WE AT LINE D?
0046	1 F83F	10	:			POP	,		YEŞRETURM.
004£						****	***		******
0040 0041					X VX	EQU EQU		H101 H111	
0048					· Y*	EQU		H.5.	
004F					VΥ	EQU		. หาวิท	
0050	İ				YYP	E0U		H141	Andrews Commence of the Commen
0.051					SCOR	EQU		H151	<i>a</i>
0058					PSTA	EQU		: H161 : H171	
0053 0054					SCAD TEMP	E0U E0U		H/9/	
0.055					TMP2	EQU.		H/A/	
0056					TMP3	EQU		H'B'	
0057					HU	EQU		H181	
0058 0059					HL	E00	•	H'B'	
	F900	28	ne.	E7		DRG DCI		H1F9001 H18 <u>F</u> 71	
	F903					CLR		ii oj i.	CLEAR ACCUMULATOR
0050	F904	17		•	•	ST			DISABLE DMA+VIDEO
	F905		12	30		DCI		H112301	
	F908					LR		0.DC	INTO REGISTER Q
	F909 F900		FŖ	16		PI LIS		INTS H101	INITIALIZE REGISTERS CLEAR ACC
	F90D				<i>;</i>	LR.		SCOR,A	CLEAR SCORE REGISTER
	F90E				•	LISU		6	
	F90F					LISL		0.	
	F910 F911					LR LISU	٠	S•A 4	SET HEX SCORE TO ZERO H/201=BALL ONTR REGISTER
	F912					LIS		9. H/5/	n co -back this sections
	F913					LR		S,A	SET FOR FIVE BALLS
	F914					LISL	•	4	
	F915	70				LIS		H101	
	F916 F917	50 63			LOOP	LR LISU		ა∙A ვ .	SET INIT. FIN.MOD REG(PRG COPY)
	F918				LUUF	LISL		0	•
0060	F919	88	F8	37		FΊ		SYNC	
	F910		08	FA		DOI		H'SEU.	
		70			••	CLR OM			DDD WHILE CUCH HASTOTIS
	F920 F921	91	F5			ЖМ. ВМ		LOOP	ODD/MULL EVEN W/STATUS
	F923					L Ĭ		H'44'	PROPERLY SYNCHED
			08	F7		pcr		H18F71	
	F928					ST			OST ORMOND BESTOTES
	F929					LR LISU		S,A 5	SET COMMAND REGISTER
	F928					LIS		H/8/	SET CENTRAL BUMPER
0078	F980	50				LR		្Σ∙អ	COLOR CHANGE TIMER
	F98D					LIS		H101.	
	F92E		90			CTUD		0 H′3A′	CLEAR BUTTON PORT
	F98F F931		90		•	L I		7,8	INTO Y
	F932		7E			LI	•	H17E1	
	F934					LR		X•A	STORE INIT X
	,5935 .5007		. 3			LIS LR		H414 1 VX•8	
	F936 F937					LIS		M404	And the second s
	F938		•			LR		VY•A	
	F939					LR		YYP:A	* .
	6938 6938		F9	SB	LP1	PI শিল্		CNGC	CHANGE BACKGRND TO RED GET INPUT
	F930 F936		fu ⁻			IMS BMZ		0 LP2	IS THERE ANY?
	F940			A7		PI		UPDX	NOUPDATE X COORD
0028	F943	28	FĢ,	96	.•	ΡÏ		CMGB	CHANGE COLOR TO PURPLE
	Fede			18				CENB	CHECK FOR BUMPER COLOR CHANGE
	F949 F948		H ()		100	BR LR		LP1 TEMP,A	AND LOOP BACK LOAD INPUT IN TEMP
	F940		Fe		LP2	PI		PACK	THEM PACK IT
	Fait				LP3	ΡI		UDO	UPDATE FALLING BALL
	F952					PI -			MATCH INACTIVE TO ACTIVE LIST
003F	F955	88	H 9	BC	•	PΙ		FILL	PUT X & Y CUPRENT ON LIST

					25				20	,
609	0 F95 8	9 50	e p	a c	: .	PΙ		SORT	SORT INACTIVE LIST	
										evectors.
	1 F958					PΙ		CNGB	SYNCHRONIZE&SWITCH BA	
-009,) F958	: 28	: FD	1 F	1	ΡI		CENB	CHECK FOR BUMPER COLO	R CHANGE
0.091	3 F961	28	EC	OΓ)	PΙ		SCHD	UPDATE SCORE	
	4 F964					PΙ		PADC	SET PADDLES	
			_		• •				CET THEFEE	
	5 F967					LISU		3		
0.094	5 F968	68	}			LΙSL		0		
0.09°	7 F969	40				LR		A.S	GET PROGRAM COMREG	
	3 F96A					ΧI		H1401	COMPLEMENT A/NULL B	
	9 F960				, .	DOI		H18F71	outil control in mocc 1	
				P (•			u. out.		
0.098	9 5966	17	•		•	ΣT				
0.091	8 F97(50	:			LR		§•A		
0.090	5 F971	၉၉	: F9	88	2	FI		CNGC	CHANGE COLOR RED	
	D F974					ΡĨ		FLSH	FLASH IF COLLISION	
				TI.	,					
	E F977					INS		0	GET INPUT (IF ANY)	
0.098	F978	94	DS			BMZ		LP2	IS THERE ANY?	
្សីម៉ា⊖ីរ	1 F976	70				LIS		H101	NO.CLEAR PSTA	
0.0A1	L F978	56				LR		PSTA,A		
	9 F970					BR		LP3	AND CONTINUE	
				, _T .					OUD CONTINUE	
	9 F97E			FE	CLRS,	DO I		H'SFB'		
	F981				·	LM			GET LINE NUMBER	
-0.045	1 F982	E9				KΣ		TEMP		
0086	, F 983	94	FA			BHZ		CLRS	AT DESIRED LINE?	
0.082	' F985	20	0.9	65		DUI	•	H18F51	YES.	
	F988					LR		A,TMP2	GET NEW BACKGROUND	
	F989					ST			STORE IT	
0086	⊦ F98A	10				F0P			AND RETURN	
0066	F98B	0.8			CNGC	LR		K•P	SAVE RETURN ADDRESS	
	. F980					LI		H1381	onia neromi neemed	
			20							
	F98E					LR		TEMPA		
() (ທີ່ໄດ້	F99F	50	11			L I		H1111	BACKGROUND RED	
OGAF	F991	5ñ			CNG1	LR		TMP2,A		:
	F992		F9	75		ΡI	*	CLRS		
			, .	' -				•	AND RETURN	
	F995					PK			HUD KETOKU	
0.085	: F996	08			CNGB	LF.		K,P		
-0.083	: F997	78				LIS		H181	LINE FOR CHANGE	
0034	F998	59				LP		TEMP,A		
	, Fagg		1 7			LI		H 1 D	BACKGRND PURPLE	
								CNG1	BUSKONIB TONIEC	
	. F99B		гэ			BR				
	, Eaab	-			PACK	LR		A, TEMP		
0.088	F P P E	13				SP		1		
-0.089	F99F	5A				LR		TMP2,A	BIT 1≕PADDLE RIGHT	
0086	F980	49				LR:		A,TEMP	•	
0.088	F961	81	01			NI.		H111	•	
	F9A3		••			ΣL		4		
	F964	-				หร		TMP2	BIT O=PADDLE LEFT	
	F965									
						LR		· PSTA,A	STORE PACKED	4 P
	6986					POP			AND RETURN	
	F9A7				UPDX	LR				
0.001	FEAR	4.6			OF DY.	L.F.		K•P	SAVE RETURN ADDRESS	
0.008				:	OF DA	LR		K•P A•X	SHAF KELOMM HDDME22	
	Familia				OP,DZ.	LR		A,X	SHAE BELOMU HODGESS	
0.0003	: F9A9 : 69AA	01	i i		OP,DA.	LR AS		ñ∙X VX	SHAF MEICHU HDDWEZZ	
	F9AA	01 50	•		orps.	LR AS LR		A•X VX X•A	SHAF METOWU HODGE?2	
0.004	F9AA 4A69	01 50 25	50		or bz.	LR AS LR CI		A,X YX X,A D1921		
0004 0005	6999 4899 1899	01 50 25 42	50 07		.	LR AS LR CI BNC		A•X VX X•A D1921 UPD2	AT LEFT BNDPY?	
0004 0005 0006	6963 7863 0863 1863	01 50 25 42 28	50 07 60	A5	.	LR AS LR CI BNC PI	-	A,X VX X,A D1921 UPD2 VXCH		
6004 6005 6006 6007	F9AA #AAP #AAP F9AF \$488	01 50 25 42 28 29	50 07 60 69	A5	.	LR AS LR CI BNC PI JMP		A•X VX X•A D1921 UPD2	AT LEFT BNDPY?	
6004 6005 6006 6007	6963 7863 0863 1863	01 50 25 42 28 29	50 07 60 69	A5	.	LR AS LR CI BNC PI		A,X VX X,A D1921 UPD2 VXCH	AT LEFT BNDPY?	
0004 0005 0006 0007 0008	F9AA F9AB F9AB F9AF F9XS	01 50 25 28 28 29 25	50 07 60 69 60	A5 D1	UPD1	LR AS LR CI BNC PI JMP CI		A,X VX X,A D1921 UPD2 VXCH FL3 D11601	AT LEFT BNDPY? YES.	
0004 0005 0006 0007 0008	6664 8664 9664 9664 9864 7864 7864	01 50 25 22 23 23 25 25 25 25 25 25 25 25 25 25 25 25 25	50 07 60 69 60 67	A5 D1	UPD1	LR AS LR CI BNC PI JMP CI BMC		A,X VX X,A D1921 UPD2 VXCH FL3 D11601 UPD1	AT LEFT BNDPY? YES. AT RT BNDRY?	•
0004 0005 0006 0007 0009 0009	F9AA F9AB F9AB F9AB F9AB F3BB F8BB F9AB	01 50 25 28 28 28 29 29	50 07 60 69 60 67	A5 D1	UPD1 UPD2	LR AS LR CI BNC PI JMP CI BNC JMP		A:X VX X:A D1921 UPD2 VXCH FL3 D11601 UPD1 FL3	AT LEFT BNDPY? YES. AT RT BNDRY? NG.RESET X AND RETURN	
0004 0005 0006 0007 0008 0008	F9AA F9AB F9AB F9AB F9AB F9AB F9AB F9AB	01 50 25 28 28 29 29 29 08	50 07 60 60 60 67 67	A5 D1 D1	UPD1	LR AS LR CI BNC PI JMP CI BMC JMP LR		A,X VX X,A D'98' UPD2 VMCH FL3 D'160' UPD1 FL3 K,P	AT LEFT BNDPY? YES. AT RT BNDRY?	
0004 0005 0006 0007 0009 0008 0008	#9## #9### #9### #9### #9### #9### #9### #9### #9### #9### #9###	01 50 25 28 28 28 28 28 28 28	50 07 60 60 60 67 67	A5 D1 D1	UPD1 UPD2	LR. AS LR CI BNC PI OHP CI SMC MP CH DMP LR PI		A:X VX X:A D1921 UPD2 VXCH FL3 D11601 UPD1 FL3	AT LEFT BNDPY? YES. AT RT BNDRY? NG.RESET X AND RETURN	
0004 0005 0006 0007 0009 0008 0008 0000	#9####################################	01 50 25 28 28 28 28 28 08 06	50 07 60 60 60 67 67	A5 D1 D1	UPD1 UPD2	LR AS LR CI BNC PI JMP CI BMC JMP LR		A,X VX X,A D'98' UPD2 VMCH FL3 D'160' UPD1 FL3 K,P	AT LEFT BNDPY? YES. AT RT BNDRY? NG.RESET X AND RETURN	
0004 0005 0006 0007 0009 0008 0008 0000	#9## #9### #9### #9### #9### #9### #9### #9### #9### #9### #9###	01 50 25 28 28 28 28 28 08 06	50 07 60 60 60 67 67	A5 D1 D1	UPD1 UPD2	LR. AS LR CI BNC PI OHP CI SMC MP CH DMP LR PI		A,X VX X,A D'98' UPD2 VMCH FL3 D'160' UPD1 FL3 K,P PREP	AT LEFT BNDPY? YES. AT RT BNDRY? NG.RESET X AND RETURN	
0004 0005 0006 6007 0008 0008 0008 0008 0008 0008	F984 F986 F986 F986 F986 F986 F986 F980 F961 F962	01 50 20 20 20 20 20 20 20 20 20 20 20 20 20	50 60 60 60 60 67 67 68	A5 D1 D1	UPD1 UPD2	LR AS LR CI BML CMC BMP LR LR LR LR		A,X VX X,A D'98' UPD2 VMCH FL3 D'160' UPD1 FL3 K,P PREP	AT LEFT BNDPY? YES. AT RT BNDRY? NG.RESET X AND RETURN	
0004 0005 0006 6007 0008 0008 0008 0008 0008 0008	F984 F986 F986 F986 F986 F986 F986 F980 F961 F962	01 50 20 20 20 20 20 20 20 20 20 20 20 20 20	50 60 60 60 60 67 67 68	A5 D1 D1	UPD1 UPD2	LR LR CI BNC PIMP CI CBMC JMP LR LM CI		A,X VX X,A D1921 UPD2 VXCH FL3 D1601 UPD1 FL3 K,P PREP DC,Q H1F1	AT LEFT BNDRY? YES. AT RT BNDRY? NG.RESET X AND RETURN SAVE RETURN	
0004 0005 0005 0007 0009 0008 0008 0008 000E 000F	F984 F986 F986 F986 F988 F988 F988 F980 F901 F904	01 50 50 60 60 60 60 60 60 60 60 60 60 60 60 60	50 60 60 60 60 67 67 68	A5 D1 D1	UPD1 UPD2	LR LR CI BNC PI SMP LR LM LM LM LM CI CM MDC		A,X YX X,A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K,P PREP DC,Q H'F'	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE RETURN	
0004 0005 0005 0007 0009 0008 0008 0008 0008 0008 0008	F986 F986 F986 F986 F986 F986 F980 F901 F902 F903 F905	01 50 25 28 28 28 28 28 28 28 28 28 28 28 28 28	50 60 60 60 60 67 67 68	A5 D1 D1	UPD1 UPD2	LR LR CI BNC PIMP BNC BMP LR LM CI C MDC MDC LR		A, X VX X, A D'92' UPD2 VXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR	
0004 0005 0005 0007 0009 0008 0008 000F 000F 0001 0008	: F9AA F9AAB F9ABB F9ABB F9ABB F9ABB F9C04 F9C5 F9C6	01 50 25 26 29 29 29 29 29 20 20 10 16	507009007 6077 6077 FB 0F	A5 D1 D1	UPD1 UPD2	LR LR CI BNI PI BNI CBNP LR LR LR CDD LM LM LM		A, M VM VX, A D1921 UPD2 VMCH FL3 D11601 UPD1 FL3 K, P PREP DC, Q H1F1	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT	
0004 0005 0006 0007 0008 0008 0008 0008 000F 0008 0001 0008	: F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6	01 50 25 28 29 28 29 28 28 26 27 20 16 25 20 16 84	507009007 6077 6077 FB 0F	A5 D1 D1	UPD1 UPD2	LR LR CI BNC PIMP BNC BMP LR LM CI C MDC MDC LR		A, X VX X, A D'92' UPD2 VXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR	
0004 0005 0006 0007 0008 0008 0008 0008 000F 0008 0001 0008	: F9AA F9AAB F9ABB F9ABB F9ABB F9ABB F9C04 F9C5 F9C6	01 50 25 28 29 28 29 28 28 26 27 20 16 25 20 16 84	507009007 6077 6077 FB 0F	A5 D1 D1	UPD1 UPD2	LR LR CI BNI PI BNI CBNP LR LR LR CDD LM LM LM		A, M VM VX, A D1921 UPD2 VMCH FL3 D11601 UPD1 FL3 K, P PREP DC, Q H1F1	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT	
0004 0005 0006 0007 0008 0008 0008 0008 0008 0008	: F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6	01 50 25 28 29 29 28 29 20 16 25 20 16 84 11	507009007 6077 6077 FB 0F	A5 D1 D1	UPD1 UPD2	LR AS LR CI BNC PI SMC SMC UMP LR CI		A, X VX X, A D'982' UPD2 VXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL13?	
0004 0005 0006 0007 0008 0008 0008 0009 0001 0008 0008 0008	: F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6 F9A6	01 50 25 28 29 29 29 28 08 27 16 20 16 20 16 20 16 20 20 20 20 20 20 20 20 20 20 20 20 20	507009007 6077 6077 FB 0F	A5 D1 D1	UPD1 UPD2	LR AS LR CI BNC PI BNC		A, X VX X, A D'982' UPD2 VMCH FL3 K, P PREP DC, Q H'F' DC, H FL2 H, DC	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL13?	
0004 0005 0006 0007 0008 0008 0008 0008 0008 0008	: F9A60 F9A6	01 50 25 28 29 29 29 28 07 16 20 16 20 11 20 60 60 60 60 60 60 60 60 60 60 60 60 60	507 607 607 60 677 69 60 677	A5 D1 D1	UPD1 UPD2	LRS RICE PM COMPLETE MARKET COMPLETE MARKET COMPLETE MARKET COMPLETE MARKET COMPLETE COMPLICATION COMPLETE COMPLICATION COMPLETE COMPLETE		A,X VX X,A D'98' UPD2 VXCH FL3 D'160' UPD1 FL3 K,P PREP DC,Q H'F' DC,H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL13?	
0004 0005 0006 0007 0008 0008 0008 0008 0008 0008	: F9A60 F9A6	01 50 25 25 26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28	507 607 607 60 677 69 60 677	A5 D1 D1	UPD1 UPD2 FILL FL1	LRS RICE PIMP CHARLES RICE PIMP CHARLES RICE BRICE PIMP CHARLES RICE BRICE REPORTED		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K,P PREP DC, A H'F' DC, H FL2 H, DC FL1	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJOSBALL'S? NO.UPDATE H&Q	
0004 0005 0005 0006 0007 0008 0006 0006 0008 0008 0008	: F9ARABE F9ARABE F9ARABE F9ABB FABB F	01 50 25 26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28	507 607 607 60 677 69 60 677	A5 D1 D1	UPD1 UPD2	LRS RICE PORT CONTROL OF THE CONTROL		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H FL2 H, DC FL1 DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL13?	
0004 0005 0005 0007 0009 0000 0000 0000 0000	: F9ARBP9 F9ARBP9 F99ABP9 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 F99BB0 FFB0 FFB	01 50 25 28 29 29 20 20 20 16 20 20 20 20 20 20 20 20 20 20 20 20 20	507 607 607 60 677 69 60 677	A5 D1 D1	UPD1 UPD2 FILL FL1	RSRICIPICP HELRMICK MARGERRA HELLC M		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K,P PREP DC, A H'F' DC, H FL2 H, DC FL1	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL S? NO.UPDATE H&Q Y L.O. BALL PTR	
0004 0005 0006 0007 00008 00008 0000 0000 00008 00008 00008 00008 00008 00008 00008 00008 00008	: F9AABBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	51 50 55 68 68 68 68 68 68 68 68 68 68 68 68 68	507 607 607 60 677 69 60 677	A5 D1 D1	UPD1 UPD2 FILL FL1	RSRICIPIOP HELRMICH MARGERRE HELLCX LLB LMLB LLST		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H FL2 H, DC FL1 DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJOSBALL'S? NO.UPDATE H&Q	
0004 0005 0006 0007 00008 00008 00005 00008 00008 00008 00008 00008 00008 00008	: F9A6635 F9A6635 F9A6635 F9A6635 F9A6635 F9A6635 F9A6635 F9A6635 F9A663	01 50 50 80 80 80 80 80 80 80 80 80 80 80 80 80	507 607 607 607 607 69 60 67	A5 D1 PB	UPD1 UPD2 FILL FL1	RSRICIPICP HELRMICK MARGERRA HELLC M		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K, P PREP DC, Q H'F' DC, H FL2 H, DC FL1 DC, H	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL S? NO.UPDATE H&Q Y L.O. BALL PTR	
0004 0005 0006 0007 00008 00008 00005 00008 00008 00008 00008 00008 00008 00008	: F9AABBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	01 50 50 80 80 80 80 80 80 80 80 80 80 80 80 80	507 607 607 607 607 69 60 67	A5 D1 PB	UPD1 UPD2 FILL FL1	RSRICIPIOP HELRMICH MARGERRE HELLCX LLB LMLB LLST		A, X YX X, A D'92' UPD2 YXCH FL3 D'160' UPD1 FL3 K,P PREPP DC, Q H'F' DC, H FL2 Q, DC FL1 DC, H A, Y	AT LEFT BNDRY? YES. AT RT BNDRY? NO.RESET X AND RETURN SAVE RETURN SAVE X OPDER POINTER GET Y L.O.PTR INCREMENT IT OBJO=BALL S? NO.UPDATE H&Q Y L.O. BALL PTR	

```
00DD F9D5,17
00DE F9D6 0C
                               ST
                                                 UPDATE X.
                                           AND RETURN
                               PK
 00DF F9D7 08
                      DSPY
                                        K.P
 00E0 F9D8 28 FB 29
                               PI.
                                        ACT.
                                                 ACTIVE IN Q. INACTIVE IN H
00E1 F9DB 41
                                        AVYX.
                               18
                                                 GET VX
00F2 F9DC 58
                               LR
                                        8,A
                                                 SAVE IN REG 8
00E3 F9DD 20 10
                                   1.A
                                       H'10'
                               LΙ
0054 F9DF 51
                               LR
                                                 SET TRANSFER COUNT
0065 F960 28 F8 OD
                               PI
                                        INIT
                                                 TRANSFER
0066 F963 20 10
                                       H'10'
                               LI
                                     . ออร์หั
0087 F985 10
                               LR
00E8 F9E6 8E
00E9 F9E7 11
                               ADC.
                              LR.
                                       H_{2}DC

    XORD INACTIVE PNTR

00EA F9E8 OF
                              18
                                       DC \cdot Q
noeB F969 8E
                               ADC
00EC F9EA 0E
                                              MORD ACTIVE PHTR
                              LR.
                                       Q \cdot BC
00ED F9EB 51
                              LR
                                                TRANSFER COUNT
                                       1.A
00FE F9EC 28 F8 0D
00EF F9EF 48
                                                TRANSFER
                              PΙ
                                       INIT
                                      A,8
                              LF
                                                 GET YX
                                            RESTORE IT
00F0 F9F0 51
                              LR
                                      YX,A
00F1 F9F1 0C
                              PK
                     UDO LR K.P . SET ADDRESS FOR RETURN
00F2 F9F2 08
00F3 F9F3 62
                           FIST 8
                                   0 SET ISAR FOR TBCL OFFSETS
A,VYP GET L.O. BITS FOR VY
H'1' ADD ACCELERATION
00F4 F9F4 68
00F5 F9F5 44
                     UD
                            1 6
00F6 F9F6 24 01
                            ĤΙ
00F7 F9F8 54
                                   VYP,A
                                             SAVE RESULTS
                            LR
00F8 F9F9 92 06
                                            IF CARRY, MUST INCR. H.D. VY BIT
                            BMC
                                   UD1
                                   A, VY
00F9 F9FB 43
                            LR
                                    H1101
00FA F9FC 24 10
                             ĤΙ
                            BR
SR
LR
00FB F9FE 90 07
                                      900
                                    TEMP, A SAVE NEW VY LO BITS
A.VY GET VY
H'FO' CLEAR ALL SAVE H.D.PI'S
00FC FA00 14
                     UD1
00FD FA01 59
00FE FA02 43
00FF FA03 21 F0
                             LR
                              ΝI
                                   TEMP AND CALCULATE NEW VY
VY.A SAVE RESULT AND
                            AS
LR
0100 FA05 C9
                                   VY•A
0101 FA06 53
                     SGU
0102 FA07 C2
                            AS Y
                                            UPDATE THE Y COORD.
0103 FA08 25 38
                                           ABOVE TOP BOUNDARY?
0104 FA0A 92 07
0105 FA0C 20 39
0106 FA0E 52
                            BNC - UD3
                           LI
                                   H1391
                                             YES.
0106 FA0E 52
0107 FA0F 29 FC 9E
                                   Y•A
                                             SET NEW Y,
                            LR
                                Y•A
VYCH
                                         COMPLEMENT VY % RETURN
BELOW BOTTOM BOUNDARY?
                            MP
0108 FA12 25°F0
                     UDB
                            CI
                                   H'F0'
                                CU'
UD4
RSET
0109 FA14 82 04
                          . BC.
                                            RESET OR END GAME
NO. SAVE Y COORD.
010A FA16 29 FC BD
0108 FA19 52 UD4
                            JMP
                                   Y , A
                            LR
010C FA1A 40.
                            LR
                                 VX.
                                   A,X 🕝
                                             GET X COORD.
010D FAIB C1
                            AS:
                                             UPDATE IT
010E FA1C 50
                                X, A
                                             AND STORE IT
                            18
010F FAID 25 15
0110 FAIF 92 09
                                  H/15/
                            CI
                                 UD5
                                             OFF LEFT BOUNDARY?
                            BMC
                                 H1161
0111 FA21 20 16
                           LI
                                            YES.
0112 FA23 50
                                  X, A
                            LR
                                  ANCH /
0113 FA24 28 FC A5
                            PΙ
                                             COMPLEMENT VX
0114 FA27 90 OB
                                UD6
                            BR
                                  HIDEI
0115 FA29 25 DF
                    · UD5
                            \mathbf{CI}
0116 FA2B 82 07
0117 FA2D 20 DE
0118 FA2F 50
                                 UD6
                                             OFF RT BNDRY?
                            EC
                            LI
                                  HIDEY
                                             YES
                                Z, B
                            LR
0119 FA30 28 FC A5 <sup>1</sup>
                            PΙ
                                 VXCH
011A FA33 42
                     UD6
                            LP
                                 \Theta, Y
                                               GET Y COORD
011B FA34 25 75
                                 D11171
                            CI
011C FA36 98 35
                                EDPT+2
                                            Y 6.T. 117?
                            BNC
                     UD7
011D FA38 25 48
                            CI
                                 01751
                                             NO--POSSIBLE OBJ 8-11 COLLISIONS
011E FA3A 82 23
                                 UDRT
                            BC
                                             Y L.E. 767
011F FA3C 25 5C
                     upe ·
                                 D1981
                           CI
                                             NO. POSSIBLE COLLISIONS
0120 FA3E 82 20
                                 UDC
                            EC
                                             Y 6.T. 92?
0121 FA40 25 63
                                 D1991
                                             YES.
                            CI
                                 ŨDŔŤ
                            BC UDRT Y G.T. 98 % L.E. 100?
LIS H'3' NO. CAN HAVE COLLISION
0122 FA42 82 1B
                            EC
0123 FA44 73
                     UD9
                                TEMP, A
0124 FA45 59
                            LR
                                            SET POSSIBLE SCORE ADD
0125 FA46 70
                            CLR
                                             CLEAR ACCUMULATOR
0126 FA47 E0
                                             GET X WITH STATUS IN
                            XS.
                     DOI
BP
0187 FA48 2A 6B 2F
                                 H16B2F1
                                             SET DOO FOR OBJ 8 CHECK
0128 FA4R 81 04
                                            CHECK OBJ 11 INSTEAD?
YEST, SET X COORD OFFSET
                                 UDB
                            ĹI
                                 H1981
0129 FA4D 20 98
012A FA4F 8E
              . UDA
                           ADC
```

```
30
                      29
0128 FA50 0E
                      UDB
                             LR
                                  Q_{\bullet} DC
                                               OL=X COORD, QU=Y COORD
012C FA51 20 12
                                  H1121
                                               X OFFSET FOR RT COL.
                            LI
012D FÁ53 5D
                            LR
                                  I.A
                                               STORE IN SCRATCH 20(OCTAL)
                                  H1A1
012E FA54 7A
                            LIE
                                               Y OFFSET FOR BOTTOM COLLIS.
012F FA55 5E
                            LR
                                  D.A
                                               ST. IN SCR 21 % RESET ISAR
0130 FA56 28 FC 5A
                            PΙ
                                  TECL
                                               CHECK FOR COLLISION
                        CHECK FOR POSSIBLE CENTRAL BUMPER COLLISION
0131
0132
0133 FA59 42
                            LR
                                  A,Y
                                               GET Y COORDINATE
                                  D'115' *
0134 FASA 25 73
                                               TOPSIDE DANGER POINT
                            CI
0135 FA5C 92 12
                            BNC
                                  UDCK
                                               CHECK IF Y>115
0136
                                               DONE, SO RETURN
0137 FA5E
           00
                      UDRT
                            PΚ
0138 FASE
           72
                            LIS
                                  H121
                      UDC
0139 FA60 59
                                  TEMP, A
                                               SET POSSIBLE SCORE ADD
                            LR
013A FA61 70
                            CLR
0138 FA62 E0
                                               GET M WITH STATUS IN
                            XΣ
013C FA63 2A 53 47
                            DOL
                                  H153471
                                               SET DOOLFOR OBJ 9
                                  UDB
0130 FR66 81 E9
                            BP
                                               CHECK DBJ 10 INSTEAD?
013E FA68 20 6A
                                               YES, SET OFFSET
                            LI
                                  H1681
                     EDPT
                            BR
013F FA6A 90 E4
                                  UDA
                                               AND GO ADD IT IN
0140 FA6C 29 FA 6F
                             JMP
                                  UDCK
                                              GET Y COORDINATE
0141 FA6F 42
                      UDCK
                            LR
                                  A,Y
                                              BOTTOMSIDE CEN.BUMP.DANGER PT.
CHECK OBJ 13?
                                  D11371
0142 FA70 25 89
                            CI
0143 FA72 92
                                  UD10
                             RNC
                                  H101
                                              YES. SET POSSIBLE
nida FA74
           7.0
                            LIS
                                              SCORE ADD
0145 FA75 59
                                  TEMP . A
                            LR
0146 FA76 2A 7B 79
                            DOL
                                  H17B791
                                              SET X&Y COORDS,TEST OBJECT
                                              QUAY COORD, QLAX COORD
0147 FA79 0E
                                  O. DO
                            LR
0148 FA7A 20 12
                            ĽI
                                  H'12'
                                              WIDTH OF TEST OBJECT
0149 FA7C
           50
                            LR
                                  I,A
                                              INTO SCRATCH 20(OCTAL)
                                              HEIGHT OF TEST OBJECT
014A FA7D 7E
                            LIS
                                  H'E'
                                              INTO SCRATCH 21
0148 FA7E 5E
                            LR
                                  D. A
0140 FAZF 28 FC 5A
                            PI,
                                  TBCL
                                              CHECK ON COLLISION
                      ◆ CHECK FOR POSSIBLE LOWER BUMPER COLLISIONS...
◆ (NECESSARY IF THE BALL IS STRADDLING BOTH THE
◆ CENTRAL BUMPER LOWSIDE DANGER POINT, AND THE
0140
014F
014F
0150
                       MIGHSIDE DANGER POINT OF THE TOP TWO OF THE BOTTOM
                      + BUMPERS).
0151
0152
0153 FA82 42
                            LR
                                  A,Y
                                             GET Y COORDINATE
                                  D'136'
                                             HIGHSIDE DANGER POINT, LOW BUMPERS
0154 FA83 25 88
                            CI
0155 FA85,92 02
                                  UD10
                                             IF Y>136, MUST CHECK
                            BMC
0156
                                             AND RETURN
0157 FA87 0C
                            PK
                     UD10
                                  H'1'
0158 FA88
           71
                            LIS
0159 FA89 59
                                  TEMP, A
                                             SET POSSIBLE SCORE ADD
                            LR
015A FASA 20 1A
                            LI
                                  H'18'
                                             WIDTH AND HEIGHT OF BUMPERS
015B FA8C 5D
                                             STORE IN SCRATCH 20(DCTAL)
                                  I.A
                            LR
                                             AND 21(OCTAL)&RESET ISAR
GET Y COORD
015C FASD 5E
                            LR
                                  D.A
                                  A,Y
015D FA8E
           42
                            LR
                                  D'167'
015E FASE
          25 A7
                            CI
                                             Y L.E. 167?
YES.SET FOR OBJ 2 CHECK
015F FA91 98 15
                                  UD12
                            BNC
0160 FA93 2A
              8F 13 UDL0
                            DOL
                                  H18F131
0161 F696
           7.0
                            CLR
                                             CLEAR ACC
                                             GET X WITH STATUS
0162 FA97 E0 -
                            XS.
                                 Υ.
0163 FA98
          81 04
                                 UD11
                                             CHECK OBJ 7 INSTEAD?
                            BP
0164 FA9A 20 C4
                            LJ
                                  H1041
                                             YES.
0165 FA9C
          8E
                            ARC
                                             QL=X,QU=Y COORDS OF BUMPER
0166 FA9D
          űΕ
                     UD11
                            LR
                                  Q, DC
0167 FA9E 28 FC 5A
                            ΡI
                                  TBCL
                                             CHECK FOR COLLISION
0168 FAA1 42
                            LR
                                 A.Y
0169 FAA2 25 A0
                                 D11601
                            CI
016A FAA4 92
                                 UD12
             -02
                            BNC
                                             Y L.E. 160?
016B F886
          00
                            PK
                                             YES, NO OTHER COLLISIONS POSSIBLE
016C FAA7 25 BF
                     UD12
                           CI
                                 D'191'
                                             Y G.T. 160. CHECK OBJ 386
016D FAA9 92 1E
                            BNC
                                 UD14
                                             Y L.E. 191?
016E FAAB 2A A7 2B UDL1
                           DCI
                                 H1A72B1
                                             YES.SET FOR OBJ 3
016F FAAE
          -70
                            CLR
                                             CLEAR ACC
0170 FAAF E0
                            ЖS
                                             X IN WITH STATUS
0171 FABO 81 04
                            BP
                                 UD13
                                             CHECK DBJECT 6 INSTEAD?
0172 FAB2 20 94
                                 H1941
                           LI
                                             YES.
0173 FAR4 8E
                            ADC
0174 FAB5 0E
                     UD13
                           LR
                                 Q \cdot DC
0175 FAB6 28 FC 5A
                            ٥I
                                             CHECK FOR COLLISION
                                 TROL
0176 FAR9 40
                           LR
                                 A,X
0177 FABA 25
              88
                           CI
                                 D1431
                                             IF X L.E. 43, RECHECK FOR
0178 FABC 82 D6
                                 UDLO
```

BC

POSSIBLE OBJ 2 COLLISION

```
CI D'2081
 0179 FABE 25 DO
                                            IF % G.T. 208, RECHECK FOR
 017A FACO 92 D2
                             BNC UDLO
                                           POSSIBLE OBJ 7 COLLISION
 0178 FAC2 48
                             LP
                                  A,Y
 017C FAC3 25 B7
                             CI HIB71
 017D FAC5 92 02
                                              Y L.E. H'B8'=D'184'?
                             BNC
                                  UD14
                                  YES, SO NO COLLISIONS LEFT.
D'215' CHECK OBJ 4%5
UDEP+8 IF Y G.T. 215, ONLY PADDLE CAN HIT
H'BF43' SET FOR OBJECT 4
017E FAC7 0C
017F FAC8 25 D7
                             PK .
                      UD14: CI
 0180 FACA 92 18
                             BNC
                                  H'BF43'
 0181 FACC 2A BF 43
                             DOL
 0182 FACF 70
                                            CLEAR ACC
                             CLR
 0183 FADO EO
                             XΣ
                                              GET X IN WITH STATUS
                                  UD15,
H'64'
 0184 FAD1 81 04
                             BP
                                              CHECK OBJ 5 INSTEAD?
0185 FAD3 20 64
0186 FAD5 8E
                             LI
ADC
                                              YES
0187 FADS DE
                      UD15 LR
                                   Q.DC
                           • LR
 0188 FAD7 28 FC 5A
                                              CHECK FOR COLLISION
                                   TBCL
 0189 FADA 40
                                  \Theta_{2}X
018A · FADB 25 43
                             CI
                                  D1671
                                             % L.E. 67? IF SO, RECHECK FOR
0188 FADD 82 CD
018C FADF 25 88
                                 · UDL1
                                             BOSSIBLE OBD 3 COFFISION
                           FC
                                 D'1841
                                              IF X G.T. 184, RECHECK FOR
                             CI
                    UDEP
018D FAE1 92 C9
                             BNC
                                  UDL1
                                              POSSIBLE OBJECT 6 COLLISION
018E FAE3 29 FA E6
                             JMP
                                  UDP
018F FAE6 42
                      UDP
                             LR.
                                               GET Y COORD
                                      H'D0'
0190 FAE7 25 DO
                             CI
0191 FAE9 82 2A
                             BC
                                     PPUP
                                               Y>H1D01?
0192 FAEB 25.EC
                                    HIEC1
                             CI
                                               YES.
0193 FAED 92 26'
0194 FAEF 28 FB 15
                                    PPUP
                             BNC
                                               Y L.E. H'EC'?
                                   UPAK
                                               UNPACK PADDLE STATUS
                             PΙ
0195 FAF2 2A D9 57
                                    H1D9571
                                               SET FOR OBJ 12 CHECK
                             DOI
                                               SET WIDTH FOR STATUS=1
0196 FAF5 28 FB 22
                             PI
                                    STAI
0197 FAF8 70
                             CLR
                                               CLEAR ACCUMULATOR
0198 FAF9.E0
                                               X COORD IN WITH STATUS
                             XS.
                                    У.
0199 FAFA 81
               θF
                            BP
                                    UDP3
                                               CHECK OBJ 14 INSTEAD?
019A FAFC 20 3C
                                    H13C1
                            L. T
                                               YES.
019B FAFE 8E
                                               RESET MODB FOR OBJ 14 IN STATUS 1
                             ADC
0190 FAFF 70
                            CLR
                                               CLEAR ACCUMULATOR.
                                   TMP3
                                               GET STATUS OF OBJ 14
0190 FB00 EB
                            X\Sigma
019E FB01 94 0C
019F FB03 78
                                   UDP4
                                               STATUS=0?
                            BNZ
                                   1 H/81
                                               YES.
                            LIS
                                              RESET X COORD FOR STATUS=0
RESET XCOB FOR STATUS 0
01A0 FB04 8E
                            ADC
01A1 FB05 28 FB 1D UDP2
                            PΙ
                                    STAR
01A2 FB08 90 05
                            BR
                                    UDP4
0183 FB08 70
                     UDP3
                            CLR
                                               CLEAR ACC
01A4 FBOR EA
                                              GET STATUS OF DBJ 12
                            \times \epsilon
                                    TMP2
01A5 FBOC 84 F8
                                               IF STATUS=0.RESET WIDTH
                                    UDPS
                            BZ
0186 FB0E 70
                     UDP4
                            LIS
                                    H101
01A7 FB0F 59
                                    TEMP.A. SET POSSIBLE SCORE ADD.
                            LR
0188 FB10 0E -
                                              QU=Y COORD, QL=X COORD
                            LR
                                   . Q. DC
01A9 FB11 28 FC 5A
                                              CHECK FOR COLLISION
                            PI
                                    TECL
01AA FB14 0C
                     PPUP
                            PK
                                              AND RETURN
01AB FB15 46
                                      A,PSTA
                     UPAK
                              LR
                                     4
TMP2,A
01AC FB16 14
01AD FB17 5A
                              SR
                              LR
01AE FR18 46
01AF FB19 21 01
                              LR
                                       A,PSTA
                              NI
                                       H'1'
01B0 FB1B 5B
                                     TMP3,A
                              LR
0181 FBtC 1C
                              POP
0182 FB1D 20 10
                                    H1101
                     STAG
                            LI.
                                              STATUS O WIDTH
0183 FB1F 5D
                                    I,A
                            LR
                                              IN SCRATCH 20
01B4 FR20 90 04
                                    STAR
                            BR
01B5 FB22 20 18
                                    H1181
                     STAI
                           'LI
                                             STATUS 1 WIDTH
01B6 FB24 5D
                                              IN SCRATCH 20
                            LR
                                    I,A
01B7 FB25 20 14
                                   H1141
                     STAR
                            LI
                                              HEIGHT IN EITHER STATUS
0188 FB27 5E
                            LR
                                    \mathbf{D}_{\mathbf{A}}\mathbf{A}
                                              INTO 21 AND RESET ISAR
01B9 FB28 1C
                            PDP
                                              RETURN
01BA FB29 2A 08 50 ACT -
                                       H18501
                              DOI
01BB FB2C 11
                              LR
                                       H, DC
01BC FB2D 63
                              LISU
                                       3
01BD FB8E 68
                                       0
                              LISL
01BE FBSF 4C
                                       ĄΣ
                                                GET PROG COMREG
                              LR.
                            СОМ
01BF FB30 18
0100 FR31 21 40
                                       H'401
                             ΜI
0101 FB33 12
                             SR
                                       1
0102 FB34 18
                              SR
                                       Y L.O.ACTIVE ADDR
0103 F835 8F
                              ADC
```

通路 指数基件法

	33	(E)		34	
0104 FB36 0E		ĹR	0.00	STORE IN REG Q	
0105 FB37 18		ČÓM		w/ b/ 12 217 1100 05	
0106 FB38 21 1	10		H1101		
0107 FB3A 10		LR	DC, H		
0108 FB3B 8E		ADC		Y L.O. INACTIVE ADDR	
0109 FR30 11		LR	H_{σ} DC	STORE IN REG H	
01CA FB3D 1C		POP		AND RETURN	
HICE FEBE 08	PA:	DC LR .	K•₽	SAVE RETURN ADDRESS	
0100 FB3F 28 F	FB 15	PI	UPAK	UNPACK PADDLE STATUS	
01CD FB48 70	•	CLR		CLEAR ACCUMULATOR	
01CE FB43 EA		"· XS	TMP2	LEFT PADDLE STATUS IN	
010F FB44 94 8		BNZ-	PAD4	STATUS≕1?	
01D0 FR46 28 F		PI	STO	NO.	
01D1 FB49 28 F			UDPL	UPDATE LEFT PADDLE PNTRS	
01D2 FR4C 28 F		ΡÏ	ST1	ASSUME RT PADDLE STATUS=1	
- 01D3 FB4F 20 2 - 01D4 FB51 C8	: M	LI	H12A1	•	
010% FB52 58	-	AS LR	8 8,A	OFFSET ADDRESS FOR RT PAD	TMOSE
01D6 FB53 70	4	CLR	0,11	CLEAR ACCUMULATOR	THUGE
01D7 FB54 EB		XS .	TMP3		
01DS FR55 94 1	7	BNZ	PAD5	STATUS REALLY=1?	
01D9 FB57 2A 0		DCI	H18491		
01DA F85A 20 A		LĪ	HYAOY	OF RIGHT PADDLE	
01DB F850 17		<u>ទី</u>		ACCORDINGLY	
01DC FB5D 28 F	B 75	PI	`STO	SET POINTERS FOR STATUS=0	•
010D F860 20 2	?A	LI 😭	H'28'	• y	
01DE FB62 C8		AS -	8		
U1DF F863 58		LR	8,A	AND OFFSET FOR RT PADDLE	
01E0 FB64 28 F	B 8C PAI		UDPR -	UPDATE RT PADDLE PNTRS	8-30 m
01E1 F867 OC		" PK		AND RETURN	
0152 FB68 28 F			ST1		
01E3 FB6B 90 D	_	, BR	PADS		
01E4 FR6D 2A 0			H18491		
01E5 FB70 20 9	8	LI	H1981	RT PADDLE FOR STATUS	
0156 FB72 17 0167 FB73 90 F		ST) DODO	ONE MODE	
		BR LIS -	PADS H101		
0158 FB75 70 . 0159 FB76 58	. 510	LR	8,A		
01EA FB77 20 6	.1	LI :	H'61'		
01EB FB79 59	-		TEMP, A		
01EC FB7A 20 1	4	LI	H^14/		•
OIED FB7C 5A		ĒŔ .	TMP2,A	• •	
01EE FB7D 1C		POP	, ·		
01EF FB7E 20 1	7 ST1	LI	H1171		
01F0 FB80 5 8		, LR	:8•A		
01F1 FR81 20 6	2	· LI	H1651		
01F8 FR83 59	•	LR	TEMP,A		
01F3 FR84 78		LIS	H181		
01F4 FR85 5A			TMP2,A		
01F5 FB86 1C	0 07 000	POP	1140074		
-01F6 FB87 2A 00 -01F7 FB8A 90 00		L DCI BR	H18071 UDPD		
0157 FBSC 2A 08			H/809/		
01F9 FR8F 48	UDP		A,8	•	
01FA FB90 17	. 021	ST			
01FB FB91 20 16	F	ĹĬ	H11F1	•	
01FC FB93 8E		ADC			
01FD FB94 49		· LR	A, TEMP		
01FE FB95 17		ST			
01FF FR96 7F		LIS	H/F/		
0200°FB97 8E		ADC			
0201 FB98 4A		LR	A.TMP2		
0202 FB99 17		ST			
0203 FB9A 10		POP			
0204 FB9B 2A 08	3 50 PRE		H18501		
0205 FB9E 63		LISU	3		
0206 FB9F 68		LISL	0 1 3 3 0 0		
-0207 FBA0 40 -0209 EDG1 91 47	n	LR NT	H≯S Huzankine	GET PROG COMREG EXTRACT AZNULL B BIT	
-0208 FRA1 21 4 (-0209 FBA3 12	v	MI SR	H → 0	CAIRDOL DANGEL B BIT	
0207 FBA4 12		SR	1	HOW HAVE OFFSET TO INACTIVE	= 115.
0203 F8A5 8E		ATIC		SET DOD TO Y L.O. INACTIVE	_ 4. 4 ./
0200 FBA6 11			H, DC	AND SAVE IN H	
0200 FBA7 20 €	0	LI.	H/30/		
620F FBA9 8E		ADC		DOD TO Y H.O.+X ORDER INAC	TIVE

020F	FBAA	ÚΕ				LR		Q, DC	
021.0	FRAR	10				POP			\$ 47.A
0211	FRAC	0.9	٠.	. •	. SORT	· " (p ·		K•P	SET ADDRESS FOR RETURN
0010	r pan	20	= 0	. ar	}	PI		PREP	
0010	FBB0	4.0	F,D	7.5					V . 6
					SRT1.			DC+H	Y L.O. 1999
	FBB1			•		XDC			
	FRES					LR		${\tt PC}_{ullet} {oldsymbol Q}$	X ORDER
0216	FBB3	20	10			LI		H1101	
	FBB5					LR		TEMP, A	SET COUNTER .
0218	FRB6	39			SRT2	DS		TEMP	DECREMENT COUNTER
	FRB7					LM	2.5		GET NEXT OBJ NUMBER
	FBB8				•	CI	:	H/F/	COMPARE WITH BALL'S OBJ. NO
	FRBA							п.г	CONFIRE WITH BREE S 650. Ho
						MDC	•		
	FEBB					LM			
0210	FBBC	20				MDC BNZ		26.22	INCR. H&RESTORE
	FBBD							SRT2	OBJe=BALL'S?
021F	FBBF	್0€				LR.	•	$Q \cdot DC$	YES.DCO≕1 PAST XORD BALL .
0880	FBC0	50				XDC:	·		
0221	FBC1	11				LR		Ĥ, DC	AND H=1 PAST Y L.O. BALL
	FECS				•	LR		A, HL	GET HL
	FBC3	_				AI.	h .	H'FE'	VII 116
						· ĽŔ	an San		WAY DECOME WILL DON'T MOU
	FBC5				•	LK An	• .	HL,A	H=1 BEFORE Y L.O. BALL NOW
	FBC6				•	LR	2	A. TEMP	GET COUNTER
0556	FBC7	25	OF,		•	ei.		H'F'	
0227	FBC9	84	30			ΒZ		SRT5	BALL LOWEST ON LIST?
0228	FBCB	03			·	LR		A,QL .	NO.GET L.O.BITS OF MORDER ADDR.
0229	FBCC	24	FΕ			AI		HYFFY	
	FBCE			•	50 g 40	LR	•	QL,A	NOW POINTS 1 BEFORE MORD BALL
	FBCF					LR		DC,Q	LOAD DCO
	FBD0				•	1.64			CET EN IN DECOMPTING DO I DO I TOT
					7.	LM		H'840'	GET OBJ# PRECEEDING OBJ ON LIST
	FBD1			40		DCI		H-840-	
	FBD4				100	ADC			DCO TO X COORD, THIS OBJECT
	FB05					LM	•	•	NOW HAVE ITS X COORD
0230	FBD6	18				COM	•	•	
0231	FBD7	1F				INC			And the second s
	FBD8					AS		×	
	FBD9		1 🖴			BNC		EXC1	IF XBALLKXQB,EXCHANGE BACK
	FBDB		411		• •	CLR		C.1.01	CLEAR ACCUMULATOR
						UER		TEMP	
	FBDC				•	XS.		TEMP	
	FBDD		12			BZ		SRTD	IF BALL HIGHEST ON LISTDONE.
	FBDF				SRT3	LR		DC, O	DCO POINTS TO OBJO PREC. BALL
0238	FREO	16				LM	•		
0239	FBE1	0E				LR		Q,DC	Q POINTS TO MORDER BALL
0238	FBE2	16			SRT4	LM			
	FBES	_				LM			GET OBJ® FOLLOWING BALL
	FBE4		nο	40	•	DCI		H'840'	OZI BEOW I GEEDWING BINEE
	FBE7		00	70		ADC		7 040	OND THE DEINTS TO TTS V COTOR
									AND DCO POINTS TO ITS X COORD
	FRES					LM			GET IT
	FBE9					LR		TEMP,A	SAVE IT
0240	FREA	40		•		LR		A, X	GET X BALL
0241	FBEB	18			• •	COM			
0242	FBEC	1F				INC			
	FRED					AS		TEMP	
	FBEE		OΘ			BNC		EXCS	IF XOB KMBALL EXCHANGE FORWARD
	FBF0		شاق		SRTD	PK			OTHERWISE, RETURN
								o	
	FBF1		• .		EXCS.	LR		A.HL	GET HL
	FBF2					INC		=	INCREMENT
0248		SR				LR			AND STORE
0249						PΙ		SWIT	SWITCH X ORDERS
024A	FBF4		FB	FB	EXC1	L T			OWITCH A BADERO
		28	FB	FD	EXC1	LR		DC,H	OWITON A BREETO
	FBF4	28 10	FB	FD	EXC1	LR			WITCH THE BELLEVILLE
	FBF4 FBF8	28 10 0E			EXC1	LR LR		Q, DC	
	FBF4 FBF8 FBF9	28 10 06 28			EXC1	LR LR PI			SWITCH Y L.D.
0.24D	FBF4 FBF7 FBF8 FBF9 FBFC	28 10 06 28 00			·	LR LR PI PK		O.DC SWIT	SWITCH Y L.D. AND RETURN
024D 024E	FBF4 FBF7 FBF9 FBFC FBFD	28 10 0E 28 0C 0F			SWIT	LR LR PI PK LR		Q, DC	SWITCH Y L.D. AND RETURN GET START ADDRESS
024D 024E 024F	FBF4 FBF7 FBF8 FBF9 FBFC FBFD FBFE	28 10 0E 28 0C 0F 16			·	LR LR PI PK LR LM		O.DC SWIT	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME
024D 024E 024F	FBF4 FBF7 FBF9 FBFC FBFD	28 10 0E 28 0C 0F 16			·	LR LR PI PK LR		O.DC SWIT	SWITCH Y L.D. AND RETURN GET START ADDRESS
024D 024E 024F 0250	FBF4 FBF7 FBF8 FBF9 FBFC FBFD FBFE	28 10 0E 28 0C 0F 16 59			·	LR LR PI PK LR LM		O.DC SWIT DC.O	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME
024B 024E 024F 0250 0251	FBF4 FBF7 FBF8 FBF9 FBFC FBFD FBFE FBFF	28 10 0E 28 0C 0F 16 59			·	LR LR PK LR LM LM		O.DC SWIT DC.O	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY
024B 024E 024F 0250 0251 0253	FBF4 FBF7 FBF8 FBF0 FBF0 FBF0 FBF0 FBF0 FC00 FC01	28 10 0E 0C 0F 16 0F			·	LR PR L L L L L L L L L L L L L L L L L		O.DC SWIT BC.O TEMP.A	SWITCH Y L.D. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM
024D 024E 024F 0250 0251 0252 0253	FBF4 FBF7 FBF8 FBF0 FBF0 FBF0 FBF0 FC00 FC01 FC02	28 10 05 06 07 16 59 16 07			·	LRIKRMRMRT LLLL ST		O.DC SWIT DC.O TEMP.A DC.O	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY
024D 024E 024F 0250 0251 0252 0253 0254	FRF4 FRF7 FRF8 FRFC FRFC FRFE FC00 FC01 FC02 FC03	28 10 08 0C 0F 16 59 16 17 49			SWIT	LRIKRMRMRTR LLUCK		O.DC SWIT BC.O TEMP.A	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR
024D 024E 024F 0250 0251 0252 0253 0254	F8F4 F8F7 F8F8 F8F9 F8F0 F8F6 F8F6 FC00 FC00 FC00 FC004	28 10 08 00 06 16 51 06 17 49 17		FD	SWIT	LRIKRMRMRTRT LLLST ST		O.DC SWIT DC.O TEMP.A DC.O	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR COMPLETE SWITCH
024B 024E 0250 0251 0251 0253 0254 0255 0256	FBF4 FBF7 FBF8 FBFD FBFD FC001 FC003 FC004 FC005	28 10 08 00 16 16 17 17 17 17	FB	FD	SWIT	L L L L L L L L L L L L L L L L L L L		Q.DC SWIT DC.Q TEMP.A DC.Q A.TEMP	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR
024B 024E 0250 0251 0251 0253 0254 0256 0257	FBF4 FBF7 FBF8 FBFD FBFD FC00 FC00 FC004 FC005 FC006	28 10 08 00 16 16 17 10 17 10 10 10 10 10 10 10 10 10 10 10 10 10	FB	FD	SWIT	LRIKRMRMRTRTP LUCHLSLSPLR		O.DC SWIT DC.O TEMP.A DC.O A.TEMP	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR COMPLETE SWITCH
024D 024E 024F 0250 0251 0252 0253 0254 0255 0257 0258	FBF4 FBF7 FBF6 FBF6 FBF6 FC00 FC00 FC00 FC00 FC00 FC00 FC00 FC	28 10 0E 28 0C 0F 16 0F 17 10 03 24	FB	FD	SWIT	LRIKRMRMRTRTORI LULSTRTORI		O.DC SWIT DC.O TEMP.A DC.O A.TEMP	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR COMPLETE SWITCH AND RETURN
024D 024E 024F 0250 0251 0252 0253 0254 0255 0257 0258	FBF4 FBF7 FBF8 FBFD FBFD FC00 FC00 FC004 FC005 FC006	28 10 0E 28 0C 0F 16 0F 17 10 03 24	FB	FD	SWIT	LRIKRMRMRTRTP LUCHLSLSPLR		O.DC SWIT DC.O TEMP.A DC.O A.TEMP	SWITCH Y L.O. AND RETURN GET START ADDRESS AND CONTENTS SAME STORE TEMPORARILY GET NEXT ITEM STORE IT IN 1ST ADDR COMPLETE SWITCH

```
AS DOES DOD
025A FC0A 0F
                              LR
                                       BC \cdot Q
                              BR
0258 FC08 90 D6
                                       SRT4
0250 FC0D 08
                     SCHD
                              LR
                                       K+P
                                                SAVE RETURN ADDRESS
025D FC0E 70.
                              CLR
                                                CLEAR ACCUMULATOR
                                       SCAD
                                                GET SCORE ADD WITH STATUS
0256 FC0F E7
                              XΣ
025F FC10 84 38
                              BZ
                                       SCHD
                                                ANY CHANGE?
0260 FC12 24 66
                                       H1661
                                                YES:
                              ĤΙ
                                       SCOR
                                                CALC. NEW DECIMAL SCORE
0261 FC14 D5
                              ASD
0262 FC15 55
                              LR
                                       SCOR,A
                                                AND UPDATE SCORE REG.
0263 FC16,66
                              LISU
0264 FC17 68
                                       0
                              LISL
                                       A,SCAD GET SCORE ADD
0265 FC18 47
                              LR
0266 FC19 CC
                              AS
                                                ADD PREVIOUS HEX SCORE
0267 FC1A 5C
                                       S.A.
                                                AND UPDATE HEX SCORE
                              LR
                                       H1631
0868 FC18 85 63
                              \mathbb{C}I
                                       SCH1
                                                SCORE>99 DECIMAL?
0269 FC1D 82 0E
                              BC
                                       H1AD1
                                                YES.SUBTRACT D'100'
026A FC1F 24 AD
                              ĤΙ
                                                AND UPDATE THE HEX SCORE
0268 FC21 5C
                              LR
                                       ៜ• ឝ
0260 FC22 64
                                       NOW WE UPDATE FINAL MOD.
                      LISU
                              4
026D FC23 6C
                              LISL
                                       4
                                                GET PROS COPY FINAL MOD REG
026E FC24 4C
                                       A, S
                              LR
026F FC25 1F
                              INC
0270 FC26 1F
                              INC
                                                INCREMENT COLOR MOD
0271 FC27 501
                              LR
                                       S,A
                                                UPDATE PROGRAM COPY
0272 FC28 2A 08 F2
                              BCI -
                                       H18E21
0273 FC2B 17
                                       AND UPDATE UM1 COPY
                              ST
                                    A.SCOR RECOVER SCORE
0274 FC2C 45
                     SCH1
                              LR
0275 FC2D 14
                              \Sigma R
                                                AND UNPACK OBJECT O VALUE
0276 FC2E 59
0277 FC2F 28 FC 4A
                              LR
                                       TEMP, A SAVE IN TEMP
                              PI
                                       SET
                                                SET NEW OBJ O ADDR IN H
0278 FC32 10
                              LR
                                      DC,H
0279 FC33 0E
                              LR
                                      0.DC
                                                TRANSFER TO Q REGISTER
027A FC34 45
                                      A,SCOR
                              LR
027B FC35 15
                              \Sigma L
                                       J.
0270 FC36
          14
                              SR
                                    . 4
                                                UNPACK OBJ 1 VALUE
0270 FC37 59
                                      TEMP, A
                                               SAVE IN TEMP
                             LR.
027E FC38 28 FC 4A 027F FC3B 2A 08 00
                             PΙ
                                      SET
                                               SET NEW VALUE IN H
                              DOI.
                                      H18001
0280 FC3E 03
                             1 R
                                      A,QL
0281 FC3F 17
                              \Sigma T
                                               SET NEW L.O. ROM, DBJ0
0282 FC40 4B
                             LR
                                      A, HL
0283 FC41 17
                              \Sigma T
                                               SET NEW L.O. ROM, OBJ1
0284 FC42 2A 08 10
                                      H18101
                             DOL
0285 FC45 02
                             LR
                                      A,QU
0286 FC46 17
                              ST
                                               SET NEW H.O. ROM+COLOR,OBJO
0287 FC47 4A
                              LR.
                                      A, HU
0288 FC48 17
                              \Sigma T
                                               SET NEW H.O. ROM+COLOR,OBJ1
0289 FC49 0C
                     SCND
                             PΚ
                                               AND RETURN
                                      H115001
                                                       START ADDR FOR NUMBERS
028A FC4A 2A 15 00 SET
                             DOL
0288 FC40 7F
                                      HIFI
                                               OFFSET BETWEEN NUMBERS
                             LIE
0280 FC4E 84 05
                                      23
                                               ALREADY HAVE ZERO?
                             ΒZ
0280 FC50 8E
                             ADC
                                               ADD OFFSET
                     23
628E F051 39
                                      TEMP
                                               DECREMENT COUNTER
                             \mathbb{D}\mathbb{S}
028F FC52 94 FD
                             BNZ
                                      ೮೭
                                               ADDED ENOUGH OFFSETS?
                                      H.DC
0290 FC54 11
                                               YES, NUMBER READY.LOAD IN H
                     \Sigma 3
                             LR
0291 FC55 4A
                             LR
                                      A, HU
                                               GET ROM H.O.
0292 FC56 22 E0
                                      H'E0'
                             ΠI
                                               TURN ON COLOR BITS
                                               AND STORE RESULT.
0293 F059 5A
                             LP
                                      HU, A
0294 FC59 1C
0295 FC5A 03
                             POP
LR
                                               AND RETURN
SET X COORD, TEST OBJ.
                                      A,OL
                     TBCL
6896 FC58 18
                             COM
0897 FC5C 1F
                             INC
                            LR .
0298 FC5D 5A
                                   TMP2,A SAVE ITS NEGATIVE
0299 FC5E 40
0298 FC5F 24 07
                                   8,2
H171
                            18
                                           GET X COORD, BALL
                           ·AI
0298 FC61 CA
                             AS,
                                   SAML
0290 F062 82 02
                            BC
                                   TBC1
                                           MCGB 6.T. X+7?
029D FC64 1C
                                           YES, NO COLLISION POSSIBLE
                            POP
0296 FC65 03
0296 FC66 CC
                     TEC1
                            LR
                                   A,OL
                                           GET X COORD. TEST OBJ.
                            AS
                                           ACC=XCOB+WIDTH
0280 FC67 18
                            COM
02A1 FC68 1F
                            INC
02A2 FC69 C0
                            AΩ
                                 TBC2
02A3 FC6A 92 02
                            BMC
                                           MODB+WIDTH L.E. M?
0284 FC6C 1C
                                           YES, NO COLLISION--RETURN
                            POP
```

```
A, TEMP COLLISION:
02A5 FC6D 49
                     TBC2
                            LR
                            LR SCAD, A SET SCORE ADDITION
0286 FC6E 57
                                   7 COLLISION FLAG IN SCRATCH D/70/
H/1/ SET COLLISION FLAG
S.A' VALUE IN
2 RESET ISAR
02A7 FC6F 67
                            UISU 7
02A8 FC70 71
                            LIS
02A9 FC71 5C
                           LR
02AA FC72 62
                            LISU
02AB FC73 40 
                            1.8
                                  ∴A, X
                                   H444
                          AI
02AC FC74 24 04
                        AS
                                   TMP2
02AD FC76 CA
                                   TBC4 XCOB 6.T. X+4?
A.OL YES, LEFT SIDE COLLISION
02AE FC77 82 08
                            BO
02AF FC79 03
                            ĿR
                  твсз
                                    H1F71 X=XCOB-9
02B0 FC7A 24 F7
                             ĤΙ
                          LR
02B1 FC7C 50
                                   Xx A
                            JMP
02B2 FC7D 29 FC A5
                                   YXCH
                                          VX=-VX&RETURN FROM THERE
                                  AyOL GET X COUNTY.
ACC=XCOB+WIDTH
                                          GET X COURD. TEST OBJ
0283 FC80 03
                     TBC4
                            LR
0284 FC81 CC
                            AS -
                                   TMP3.A SAVE THIS TEMPORARILY
02B5 FC82 5B
                            1.8
0286 FC83:18
                           COM
                            INC
0287 FC84 1F
0288 FC85 C0
                            AΩ
                                 H'41
02B9 FC86 24 04
                            ĤΙ
                                   TBC5
02BA FC88 92 05
                            BNC
                                          XCOB+WIDTH L.E. X+4?
                                   A.TMP3 YES.RT SIDE COLLISION
02BB FC8A 4B
                            LR
                       INC
BR
02BC FC8B 1F
                                          X=XCOB+WIDTH+1
02BD FC8C 90 EF
02BE FC8E 70
                                   TBC3
                    TBC5
                            CLR
                                          MUST BE TOP OR BOTTOM COLLISION
02BF FC8F E3
                                   VY = 1
                                          GET VY IN WITH STATUS
                            \mathbb{Z}\mathbb{X}
                                  A, I
0200 FC90 4D
                                          ADVANCE ISAR TO OFFSET FOR BOT.COL.
                            LR
0201 F091 02
                            LR
                                   A+0U
                                          GET YCOB
0202 FC92 81 07
                            ΒP
                                   TBC7
                                          IF VY<0,BOTTOM, VY>0,TOP.
0203 FC94 CE
                            RS
                                          Y=YCOB+HEIGHT SAME+1,RESET ISAR
02C4 FC95 1F
                            INC
                                          STORE NEW Y VALUE
YY=-YY&DONE. YYCH RETURNS
02C5 FC96 52
                            LR
                                  Y×A
0206 FC97 29 FC 9E
0207 FC9A 24 F7
                            JMP
                                  VYCH.
                                H'FZ'
                    TBC7
                            ĤΙ
                                          TOP,SO Y=YCOB-9
                                 TBC6
0208 FC9C 90 F9
                            BR .
0209 FC9E 43
                                 A. VY
                    YYCH
                            LR.
02CA FC9F 18
                            COM
020B FCA0 1F
                            INC
0200 FCA1 53
                                 VY+A
                            LR
02CD FCA2 15
                             \mathbb{SL}
02CE FCA3 54
02CF FCA4 1C
                                 VYP, A
                            LR
                            POP
02D0 FCA5 41
                            LR A. YX
                    YXCH
02D1 FCA6 18
                            COM
0202 FCA7 1F
                            INC
0203 FCA8 51
                            LR
                                  VX•A
02D4 FCA9 1C
                            PDP
02D5.FCAA 70 .
                   FLSH
                            CLR
                                         CLEAR ACCUMULATOR
                            LISU -7
02D6 FCAB 67
                                  0
S
02D7 FCAC 68
02D8 FCAD EC
                                              ISAR TO COLLISION FLAG
                             LISL
                             XΣ
                                              COLLISION FLAG IN WASTATUS
                           LIS
                                   H'0'
S,A
02D9 FCAE 70
02DA FCAF 50
                                              CLEAR FLAG
                                  F1
                           BNZ
02DB FCB0 94 03
                                               COLLISION?
                                   F2
02DC FCB2 90 04
                            BR
                             JMP
0200 FCB4 29 FD 00 F1
                                      SOND
                          NOP
NOP
NO-OPS FOR BREAKPOINTS
                                              FOR DEBUGGING.
                             NOP
                                              DELETE LATER.
02E1 FCBA 2B
                             NOP
02E2 FCBB 2B
                             NOP
02E3 FCBC 1C
                          POP
                                              RETURN
                         LI
LR
                                  H'801
02E4 FCBD 20 A0 RSET
0265 FCBF 5B
                                  TMP3.A
                                             SET TIME DELAY ON RESET -
0266 FCC0 28 F9 96 RST1
0267 FCC3 28 FD 1A
                            PI
                                 CNGB
                           PI CEMB
PI CMGC
DS TMP3
0268 FCC6 28 F9 8B
0269 FCC9 38
                           BNZ RST1
DCI H'8F7'
LIS H'4'
OREA FOCA 94 F5
                                            DELAY DONE?
02EB FCCC 2A 08 F7
08EC FCCF 74
                                            SET FOR LIST B
02ED FCD0-17
                                            BEFORE DIDDLING LIST A
                           ΣT
02EE FCD1 64
                          LISU
025F FCD2 68
                                  Ü
                           LISL
```

03F1 FCD4 94 04 03F3 FCD6 29 F9 00 03F3 FCD9 2A 08 1F RST2 1 03F4 FCDC 0E 1 03F5 FCDD 20 E0	DS S BMZ RST2 JMP 4'F900' DCI H'81F' LR 0,DC LI H'E0' AM	DECREMENT BALL COUNT BALLS LEFT TO PLAY? NO.RESET FROM START
08F8 FCE1 17 08F9 FCE2 2A 12 70 08FA FCE5 0E 08FB FCE6 2A 08 40 08FC FCE9 11 08FD FCEA 20 20 08FE FCEC 51 08FF FCED 28 F8 0D 0800 FCF0 20 10	LR DC.Q ST DCI H'1270' LR Q.DC DCI H'840' LR H.BC LI H'20' LR 1.A PI INIT LI H'10' ADC	UPDATE BALL COLOR SOURCE ADDRESS INTO REGISTER Q DESTINATION ADDRESS INTO REGISTER H SET TRANSFER COUNT INTO REGISTER 1 RESET X VALUES AND Y L.O. A
0302 FCF3 11 / L 0303 FCF4 51 L 0304 FCF5 28 F8 0D F 0305 FCF8 70 L 0306 FCF9 56 L	LR H,DC LR 1,A PI INIT LIS H'O' LR PSTA,A PI PADC	RESET THE MORDER A LIST CLEAR PADDLE STATUS AND RESET CORRESPONDING IMAGES
0309 FD00 70 SOND C 0308 FD01 E7	JMP LOOP CLR MS SCAD BNZ SN1 LIS H/5/	AND JUMP BACK CLEAR ACCUMULATOR SCORE ADD IN W/STATUS PADDLE OR CENTRAL BUMPER
030E FD07 22 08 C 030F FD09 B1 C 0310 FD0A 20 10 L 0311 FD0C 5A L	AI H'FF'. DI H'8' DUTS 1 LI H'10' LR TMP2,A LI H'4E'	SET FREQUENCY SET ENABLE BIT TURN ON SOUND OUTER LOOP REPITITIONS OUTER LOOP COUNTER OUTER LOOP START
0313 FD0F 5B L 0314 FD10 3B SN3 D 0315 FD11 94 FE B 0316 FD13 3A * D 0317 FD14 94 F8 B	_R TMP3,A DS TMP3 BNZ SN3 DS TMP2 BNZ SN2	INMER LOOP COUNTER DECREMENT INNER COUNTER INMER LOOP DONE? YES, DECREMENT OUTER COUNTER TIME TO TURN OFF SOUND?
0319 FD17 B1 0314 FD18 57 L 0318 FD19 1C P 0310 FD18 65 CENB L 0310 FD18 68 L	LIS H'0' DUTS 1 LR SCAD:A POP LISU 5 LISU 5	YES. TURN OFF SOUND AND CLEAR SCORE ADD AND RETURN
031F FD1D 94 0C 8 0320 FD1F 78 L 0321 FD20 5C L 0322 FD21 2A 08 18 - D	DS S BNZ CEN1 LIS H/8/ LR S.A DCI H/818/ LR 0,DC	TIME FOR COLOR CHANGE? YES.RESET TIMER FIRST SAVE ADDRESS IN 0
0325 FD27 88 A 0326 FD28 OF L 0327 FD29 17 S 0328 FD2A 10 CEN1 P	LI HY401 AM LR DC.0 ST PDP	AND RESET COLOR END TO KEEP ASSEMBLER HAPPY
ACT FB29 CEN1 FD2A CENB CLRS F97E CNG1 F991 CNGB EDPT FA6A EXC1 FBF4 EXC2 FILL F98C FL1 F9C0 FL2 HL 000B HU 000A INIT LP1 F93A LP2 F94B LP3 PAD3 FB64 PAD4 FB68 PAD5 PPEP FB9B PSTA 0006 RSET S2 FC50 S3 FC54 SCAD SCND FC49 SCDR 0005 SET SN3 FD10 SDND FD00 SDRT SPT3 FBDF SRT4 FBE2 SRT5 ST1 FB7E STA0 FB1D STA1	FD1A CLER F80 F996 CMGC F98 FBF1 F1 FCB F9CE FL3 F9D F80D INTS F81 F94F PACK F99 FB6D PADC FB3 FCBD RST1 FCC D007 SCH1 FCC FC4A SN1 FD0 FBAC SRT1 FBB FC06 SRTD FBF FB22 STA2 FB8	10 CLR1 F808 18 DSPY F9D7 14 F2 FCB7 11 FLSH FCAA 7 LOOP F917 10 PAD2 FR49 E PPUP FB14 0 RST2 FCD9 C SCHD FCOD 5 SN2 FDOD 0 SRT2 FB86 0 ST0 FB75 5 SWIT FBFD
SYNC F837 TBC1 FC65 TBC2 I TBC5 FC8E TBC6 FC96 TBC7 I		

7

TMPS	0000	TMP3	0008	UD	F9F5	UD0	F9F2	UD1	FA00
U010	FA88	UD11	FA9D	UD12	FAA7	UD13	FAB5	UD14	FAC8
0015	FAD6	UDS	FA06	UD3	FA12	UD4	FA19	UD5	FA29
UD6	FA33	UDZ	FA38	· UD8	FA3C	UD9	FA44	UDA	FA4F
UDB	FA50	· UDC	FA5F	UDCK	FA6F	UDEP	FAE1	UDLO	FA93
UDL 1	FAAB	UDP	FAE6	UDP2	FB05	.UDP3	FB0A	UDP4	FR0E
UDPD	FBSF	UDPL	FB87	UDPR	FB8C	UDRT	FA5E	UPAK	FB15
UPD1	F9AF	UPDS	F9B5	UPDX	F987	YX.	0001	VXCH	FCA5
٧Y	0003	VYCH	FC9E	YYP.	0004	×	0000	Y	0002

PASS 2

While the invention has been described in detail in connection with a preferred embodiment thereof, it will be apparent to those skilled in the art that many changes or modifications can be made without departing from 15 the spirit of the invention. It is therefore intended that the coverage afforded be limited only by the language of the claims and its equivalent.

I claim

1. A method of producing sequential frame displays of object images and background on a display surface area which is scanned by a scanning system to produce each of said frame displays, comprising the steps of:

storing at predetermined locations sets of information 25 respectively defining a plurality of spatial display segments which individually at least partially define an object image associated therewith it may be desired be displayed at some location on said display area during one or more of said sequential 30 frame displays;

tracking the scan by said scanning system which produces each of said frame displays;

responding to said step of tracking indicating that said scanning system is approaching a desired spatial location for a selected spatial segment in one of said frame displays by directing delivery to said scanning system at such time of control signals conforming to the stored information set defining said selected spatial display segment;

40

calculating for each of said frame displays the timedistance between spatial display segments which are to be sequentially displayed thereon; and

providing to said scanning system background control signals directing said scanning system to produce said background display between spatial display segments for said calculated time-distance.

2. Apparatus for producing sequential frame displays of object images for a display surface area which is 50 scanned by a scanning system to produce each of said frame displays comprising:

memory means to store at predetermined locations sets of information respectively defining a plurality of spatial display segments which individually at 55 least partially define an object image associated therewith it may be desired be displayed during one or more of said sequential frame displays;

means to convert spatial display segment information to corresponding control signals for said scanning system; and

means to discharge to said converting means information defining spatial display segments selected to appear in a specified frame display, at a rate correlated with the rate at which said scanning system scans said display surface area to produce said specified frame display, which means accepts delivery of said information from said predetermined

locations of said memory means at a rate which is not correlated with the rate at which said scanning system scans said display surface area.

3. Apparatus according to claim 2 wherein said information discharging means includes a first in-first out buffer.

4. Apparatus for producing sequential frame displays for a display surface area which is scanned by a scanning system to produce each of said frame displays comprising:

memory means to store sets of information respectively defining a plurality of spatial display segments which individually at least partially define an object image associated therewith it may be desired to be displayed during one or more of said sequential frame displays;

means to provide information defining a display surface area background for object images to be displayed during a specified frame display;

means to convert said spatial display segment information and said background information to corresponding control signals for said scanning system; means to track the scan by said scanning system which produces said specified frame display;

means responsive to said scan tracking means indicating that said scanning system is approaching a desired spatial positioning for a selected spatial segment by directing said memory means storing the information set defining said spatial display segment to deliver information defining said segment to said information converting means;

means to calculate for said scan producing said specified frame display the time-distance between spatial display segments which are to be sequentially displayed in said specified frame display; and

means responsive to calculation of such a time-distance by directing said background information providing means to deliver to said converting means information defining said background for the time-distance so calculated.

5. Apparatus according to claim 2 further including means connected to the output of said information discharging means for storing information indicating modifications to color or intensity information emanating from said information discharging means.

6. Apparatus according to claim 2 further including memory means to store information defining a size multiplication of a spatial display segment, which means communicates with the output of said information discharging means for delivering said multiplication information thereto.

7. Apparatus according to claim 2 further including means to track the scan by said scanning system which produces each of said frame displays, and memory means communicating with said scan tracking means for storing information indicative of a location being scanned when a freeze command signal is received.

44

8. Apparatus for producing sequential frame displays for display surface area which is scanned by a scanning system to produce each of said frame displays compris-

45

means to store at predetermined locations sets of information respectively defining a plurality of spatial display segments which individually at least partially define an object image associated therewith it may be desired be displayed at some location on said display area during one or more of said 10 sequential frame displays;

associative memory means to list at a location separate and apart from the locations at which said sets of information are stored, the spatial display segments selected to be displayed in a specified frame 15 display, the spatial location desired for each therein, and a color or intensity attribute selected for the object image of each of said specified spatial display segments;

means to track the scan by said scanning system 20 which produces each of said frame displays;

means responsive to said tracking means indicating that said scanning system is approaching a desired spatial location for a selected spatial segment in said specified frame display by directing delivery 25 to said scanning system at such time of control signals conforming both to the stored information sets defining said selected spatial display segment and to the selected color or intensity attribute of 30 the object image thereof; and

means to update as required for a succeeding frame display both the sets of information defining spatial display segments to be displayed and the selected

intensity or color attributes thereof.

9. Apparatus according to claim 2 further including 35 first offset memory means to store information indicative of a location in the Y direction on said display surface area at which the first line to be scanned is to be positioned during a specified frame display, and means 40 responsive to said first offset memory means containing information indicative of a first line location different than the normal first line location by adjusting said first line location to correspond to the location indicated in said first offset memory means.

10. Apparatus according to claim 9 further including second offset memory means to store information indicative of a location in the X direction on said display surface area at which all of said lines to be scanned are to first appear, and means responsive to said offset mem- 50 ory means containing information indicative of a starting location for said lines different than the normal line starting location in the X direction by adjusting said starting location to the location indicated in said second

offset memory means.

11. Apparatus according to claim 8 further including means to provide information defining a display surface area background for object images to be displayed during a specified frame display; wherein said display surface area is a display screen of a television receiver and 60 said scanning system is the raster scanning system therefor; means are included for generating the timing and synchronization signals required to produce a composite video signal for the scanning system of said television receiver; each of said sets of information defining a 65 spatial display segment includes indicia defining background for an object image also defined by said set of information; and said delivery means is responsive to

said background defining information in each of said information sets by directing said background information providing means to provide information defining background to said converting means for conversion of the same to corresponding control signals for said scanning system.

46

12. Apparatus according to claim 11 wherein said scan tracking means includes a line counter which indicates the line being scanned by said scanning system at any given time, and further includes means for storing information setting forth a scan line to be compared with said line counter for generation of an interrupt

13. A method of producing sequential frame displays of object images for a display surface area which is scanned by a scanning system to produce each of said

frame displays, comprising the steps of:

storing at predetermined locations sets of information respectively defining a plurality of spatial display segments which individually at least partially define an object image associated therewith it may be desired be displayed at some location on said display area during one or more of said sequential frame displays;

providing means to convert spatial display segment information to corresponding control signals for

said scanning system;

delivering to information discharge means information extracted from said predetermined locations defining the set or sets of spatial display segments selected to appear in a specified frame display in the order in which such information is required by said scanning system to produce said spatial display segments on said display surface during said frame display; and

discharging said information from said discharge means to said converting means at a rate correlated with the rate at which said scanning system scans said display surface area to produce each of said

frame displays.

14. A method according to claim 13 further including the steps of tracking the scan by said scanning system which produces said specified frame display; and responding to said step of tracking indicating that said scanning system is approaching a desired spatial location for a selected spatial segment by directing delivery of the stored information set defining said spatial display segment for discharge of the information therein defining object images at said rate.

15. A method according to claim 13 wherein said means provided to convert said spatial display segment information to corresponding control signals for said scanning system is also capable of converting information defining a display surface area background to control signals for said scanning system to produce background for said display surface area, and further includ-

ing the steps of:

providing information defining a background to be produced by said scanning system at locations at which object images are not to be displayed during a specified frame display;

calculating for each of said frame displays the timedistance between spatial display segments which are to be sequentially displayed thereon; and

delivering background defining information so calculated to said converting means between the information delivered thereto defining the spatial display segments for which the time-distance of such background was calculated; and

discharging information defining said background to said converting means for the production by said converting means of background control signals for said scanning system for the time-distance so calculated between said spatial display segments.

16. A method of producing sequential frame displays of object images for a display surface area which is scanned by a scanning system to produce each of said frame displays, comprising the steps of:

storing at predetermined locations sets of information respectively defining a plurality of spatial display segments which individually at least partially define an object image associated therewith it may be desired be displayed at some location on said display area during one or more of said sequential frame displays;

specifying which of said spatial display segments are to be displayed during a selected frame display;

specifying for each of said specified spatial display segments, at a location separate and apart from the location at which said sets of information are stored, a color or intensity attribute selected for the object image of said spatial display segment;

tracking the scan by said scanning system which 25

produces each of said frame displays;

responding to said step of tracking indicating that said scanning system is approaching the desired spatial location for a specified spatial segment in said selected frame display by directing delivery to said scanning system at such time of control signals conforming both to the stored information sets defining said specified spatial display segments and to the specified color or intensity attribute of the object image thereof; and

updating as required for a succeeding frame display both the sets of information defining spatial display segments to be displayed and the selected intensity

or color attributes thereof.

17. Apparatus according to claim 4 wherein said 40 means to direct delivery of information defining said segment to said information converting means includes means to discharge to said converting means information defining spatial display segments selected to appear in a specified frame display at a rate correlated with the rate at which said scanning system scans said display surface area to produce said specified frame display, which means accepts delivery of said information from said predetermined locations of said memory means at a

rate which is not correlated with the rate at which said scanning system scans said display surface area.

18. Apparatus according either to claim 4 further including associative memory means to list at a location separate and apart from the locations at which said sets of information are stored, the spatial display segments selected to be displayed in a specified frame display, the spatial location desired for each therein, and a color or intensity attribute selected for the object image of each of said specified spatial display segments.

19. Apparatus according to claim 2 further including means to provide information defining a display surface area background for object images to be displayed during said specified frame display; and wherein each of said sets of information defining a spatial display segment includes information defining background for an object image also defined by said set of information, and said discharging means is responsive to said background defining information in each of said information sets by directing said background information providing means to provide information defining background to said converting means for conversion of the same to corresponding control signals for said scanning system.

20. Apparatus according to claim 2 wherein said display surface area is a display screen of a television receiver and said scanning system is a scanning system therefor; and further including means for generating the timing and synchronization signals required to produce a composite video signal for the scanning system of said television receiver, and means for superimposing a radio frequency carrier signal on said composite video signal to condition the same for application to the an-

tenna input of said television receiver.

21. Apparatus according to claim 8 further including means to communicate with said approach responsive means for selectively directing the same to repeat a direction to said memory means to deliver an information set defining a selected display segment to said information discharging means, whereby said scanning system produces said selected segment a plurality of times adjacent one another on said display surface area.

22. Apparatus according to claim 17 further including associative memory means to list at a location separate and apart from the locations at which said sets of information are stored, the spatial display segments selected to be displayed in a specified frame display, the spatial location desired for each therein, and a color or intensity attribute selected for the object image of each of said specified spatial display segments.

said specified spatial display segments.